Skip to content

Issues: chipsalliance/fpga-interchange-tests

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

20 Open 12 Closed
20 Open 12 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[nextpnr-fpga-interchange] Improve place and route runtime
#128 opened Jul 29, 2022 by clavin-xlnx
Error trying to convert xcvu095-ffva2104-2-e.device to json
#127 opened Jul 28, 2022 by zhilix
1
[nextpnr-fpga-interchange] Incorrect LUT INIT causing CRITICAL WARNINGS in Vivado
#126 opened Jul 28, 2022 by clavin-xlnx
[nextpnr_fpga_interchange] Fails to properly place and route a design with hierarchy
#124 opened Jul 21, 2022 by clavin-xlnx
[nextpnr_fpga_interchange] Fails when encountering unsupported XDC commands, provides warnings for others
#123 opened Jul 21, 2022 by clavin-xlnx
[nextpnr_fpga_interchange] ERROR: Assert ctx->checkRoutedDesign() failed
#122 opened Jul 21, 2022 by clavin-xlnx
@mkurc-ant
A Tcl script that can take an arbitrary netlist and use Vivado to create pin placements
#121 opened Jul 21, 2022 by clavin-xlnx
[nextpnr_fpga_interchange] Proceed with place and route despite missing pin placement constraints
#120 opened Jul 21, 2022 by clavin-xlnx
enable a public GCP bucket to store the device data and chipdb
#102 opened Mar 4, 2022 by acomodi
5
sphinx output is using old symbiflow theme
#81 opened Oct 13, 2021 by mithro
Larger designs end up in netlist traversal limit being reached bug Something isn't working
#76 opened Sep 16, 2021 by acomodi
Site LUT mapping cache error bug Something isn't working invalid This doesn't seem right
#75 opened Sep 16, 2021 by acomodi
Conda-built nextpnr fails after placement
#74 opened Sep 16, 2021 by acomodi
PLL test (off-chip feedback) fails the dcp_diff_fasm test
#70 opened Sep 6, 2021 by mkurc-ant
1
Issue with the rapidyaml Python package bug Something isn't working
#56 opened Jul 30, 2021 by mkurc-ant
2
Getting the litex+picorv32+litedram test integrated and working
#54 opened Jul 26, 2021 by gatecat
Conflicts when cell name equals its cell type
#52 opened Jul 16, 2021 by acomodi
1
Need to specify all cell's IOs for correct DCP
#40 opened Jun 24, 2021 by acomodi
2
Support generation and upload of devices
#24 opened Jun 15, 2021 by acomodi
Add GH actions self-hosted runners
#19 opened May 24, 2021 by acomodi
ProTip! Add no:assignee to see everything that’s not assigned.