Skip to content

sliding DFT for FPGA, targetting Lattice ICE40 1k

Notifications You must be signed in to change notification settings

mattvenn/fpga-sdft

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

50 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

FFT on an FPGA

having a go at some DSP on an FPGA. I'm basing the design on this paper:

http://www.comm.toronto.edu/~dimitris/ece431/slidingdft.pdf

This is a sliding discrete Fourier transform. It requires two real adds and one complex multiply per frequency bin. The transform is run for every new sample taken.

overview

sdft vs fft

Makefile

  • make list - compute the twiddle factor tables
  • make show-sdft - use yosys show to see how the design is inferred
  • make debug-sdft - use iverilog, vvp and gtkwave to show the results of the testbench
  • make read-sdft-vcd - after vcd generated, use Python script to read the vcd and plot the last set of results computed
  • make model-sdft - model sdft in python and compare against numpy's fft
  • make - build everything
  • make prog - program the icestick

Done

  • Read the resources
  • Implement HDL twiddle factor ROM
  • Implement an SDFT in Python using the same pattern
  • Why doesn't makefile build from scratch? - missing a file
  • Why do freq bin regs overflow almost immediately in the testbench? scaling
  • How to do scaling - the twiddle factors are scaled to fill the hole register so things overflow quickly, divide by 127
  • Why doesn't pnr work? - it does, but the module wasn't being used so yosys was removing it
  • make the python tools parse test/localparams.vh - very basic but works OK
  • adc connected, pinout is correct. sampleing has to be done on clock negedge

Todo

  • how to deal with timing analysis being lower than the clock I'm using

FPGA resources used

Using an 8k device:

IOs          18 / 206
GBs          0 / 8
  GB_IOs     0 / 8
LCs          3619 / 7680
  DFF        120
  CARRY      512
  CARRY, DFF 39
  DFF PASS   86
  CARRY PASS 165
BRAMs        13 / 32
WARMBOOTs    0 / 1
PLLs         1 / 2

Resources

About

sliding DFT for FPGA, targetting Lattice ICE40 1k

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published