Skip to content

Rev. 2C

Pre-release
Pre-release
Compare
Choose a tag to compare
@jbilander jbilander released this 13 May 21:26
· 3 commits to main since this release
v2c
b276136
This commit was created on GitHub.com and signed with GitHub’s verified signature.
GPG key ID: B5690EEEBB952194
Learn about vigilant mode.

Rev. 2C

Fixed with a 1.8V LDO voltage regulator to supply VCCIO3 with 1.8V (pSRAM-requirement).
Many signals relocated to bank 0 (3V3) instead of bank 3 that is now 1.8V.

A pull-up resistor (to 3V3) added for JTAG TDO-signal.

Assets 3
Loading