Skip to content
View risclite's full-sized avatar

Block or report risclite

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. rv3n rv3n Public

    RV3N--- a RV32IMC processor core, which has a new pipeline with "3+N" stages.

    Verilog 9 2

  2. SuperScalar-RISCV-CPU SuperScalar-RISCV-CPU Public

    SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.

    SystemVerilog 202 42

  3. R8051 R8051 Public

    8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.

    Verilog 164 44

  4. ARM9-compatible-soft-CPU-core ARM9-compatible-soft-CPU-core Public

    This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your F…

    Verilog 76 32