Skip to content

Issues: olofk/edalize

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

vcs.f not generated correctly
#455 opened Dec 20, 2024 by amal-araweelo
flow_options are not checked
#441 opened Aug 22, 2024 by olofk
Error using f4pga flow for Xilinx
#435 opened Jun 6, 2024 by carlosedp
Vars do not survive Edaflow
#415 opened Jan 26, 2024 by psi-chuffine
Simulating Vivado IPs (xci, bd)
#399 opened Oct 13, 2023 by adrianmrd
Support a Vivado IP-packaging flow
#393 opened Sep 11, 2023 by McSherry
Modelsim missing in tools
#388 opened Jul 24, 2023 by garankonic
ProTip! Add no:assignee to see everything that’s not assigned.