Skip to content

Issues: m-labs/migen

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

48 Open 84 Closed
48 Open 84 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Support for python 3.13
#297 opened Dec 2, 2024 by jasonbridges
Async FIFO Output is Broken when FIFO Depth is Set to 2
#296 opened Nov 15, 2024 by linuswck
else branch elided in generated Verilog
#274 opened Jun 22, 2023 by McSherry
3
Better FMC support
#269 opened Nov 25, 2022 by kaolpr
1
[Sim] Error with fsm delayed_enter method
#267 opened Oct 7, 2022 by kamejoko80
move the conditional part of toolchain.build(run=True/False) to a separate method
#258 opened Feb 22, 2022 by lneuhaus
1
Incorrect simulation of Cat()
#256 opened Feb 9, 2022 by enurseitov
3
Signal Names of FSM
#247 opened Aug 26, 2021 by navaneeth-cirel
TSTriple() usage
#246 opened Aug 20, 2021 by jimmymagemtek
Cycle accurate simulation
#238 opened May 21, 2021 by navaneeth-cirel
2
Migen - Cat() simulation not matching verilog when Cat_object is sliced
#228 opened Dec 6, 2020 by scted
8
python dependency wheel missing
#218 opened Sep 8, 2020 by philipaxer
Problem with copy_sources(self, build_dir, subdir="imports")
#207 opened Apr 5, 2020 by andres-emb
7
Add more comments to examples
#197 opened Dec 15, 2019 by TG-Techie
1
[migen][sim] How to import verilog source into migen design file ? question
#188 opened Jul 8, 2019 by henrydang80
1
.part() is converted to Verilog that can evaluate to 'x bug fixed-in-nmigen
#168 opened Dec 16, 2018 by whitequark
1
<< seems buggy bug fixed-in-nmigen
#165 opened Nov 22, 2018 by whitequark
2
Finalization is order-dependent, leading to footguns bug fixed-in-nmigen
#158 opened Nov 10, 2018 by whitequark
1
Negative initialization produces incorrect verilog bug fixed-in-nmigen
#142 opened Oct 9, 2018 by JohnSully
8
Python logical operator 'and' silently dropped bug fixed-in-nmigen
#137 opened Sep 27, 2018 by tdaede
18
Fix # TODO: instances via Iverilog/VPI feature
#125 opened Aug 28, 2018 by dvc94ch
Migen outputs incorrect verilog in specific use-case bug fixed-in-nmigen
#119 opened Jul 4, 2018 by rohitk-singh
6
review vivado cdc analysis (report_cdc) improvement
#117 opened Jun 26, 2018 by jordens
review expression size and signedness fixed-in-nmigen improvement
#115 opened Jun 10, 2018 by jordens
1
Empty FSM states do not produce expected behavior bug fixed-in-nmigen
#112 opened May 28, 2018 by whitequark
1
ProTip! Updated in the last three days: updated:>2024-12-22.