Skip to content
Scala CI

Writeable instruction memory over uart, missing reset logic #74

Sign in to view logs

Writeable instruction memory over uart, missing reset logic

Writeable instruction memory over uart, missing reset logic #74

Re-run triggered August 14, 2024 12:37
@schoeberlschoeberl
#10
SyedAnasAlam:master
Status Success
Total duration 1m 29s
Artifacts –

scala.yml

on: pull_request
build
1m 19s
build
Fit to window
Zoom out
Zoom in