Skip to content
View janelea's full-sized avatar

Block or report janelea

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. riscv-dv riscv-dv Public

    Forked from chipsalliance/riscv-dv

    Random instruction generator for RISC-V processor verification

    Python

  2. XiangShan XiangShan Public

    Forked from OpenXiangShan/XiangShan

    Open-source high-performance RISC-V processor

    Scala

  3. riscv-profiles riscv-profiles Public

    Forked from riscv/riscv-profiles

    RISC-V Architecture Profiles

    Makefile

  4. riscv-isa-manual riscv-isa-manual Public

    Forked from riscv/riscv-isa-manual

    RISC-V Instruction Set Manual

    TeX

  5. riscv-smmtt riscv-smmtt Public

    Forked from riscv/riscv-smmtt

    This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform …

    Makefile

  6. riscv-zaamo-zalrsc riscv-zaamo-zalrsc Public

    Forked from riscv/riscv-zaamo-zalrsc

    Zaamo / Zalrsc: A extension components

    Makefile