Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update dev with master #3712

Merged
merged 31 commits into from
Jan 30, 2025
Merged

Update dev with master #3712

merged 31 commits into from
Jan 30, 2025

Conversation

jerryz123
Copy link
Contributor

Related issue:

Type of change: bug report | feature request | other enhancement

Impact: no functional change | API addition (no impact on existing code) | API modification

Development Phase: proposal | implementation

Release Notes

jerryz123 and others added 30 commits August 21, 2024 00:39
There is a naming conflict of the ALU module which prevents a
successful synthesis with Yosys. This patch fixes this conflict.

In addition, this patch introduces the configurations expected
by Litex when generating an SoC

This patch also adds a generator for System Verilog which works with Yosys
Add approved RocketChip technical charter to the project repository.
…x_issue3695

Rocket Core Clock Gate Bug Fix
Vector mask logical instructions are always unmasked, so there are no
inactive elements, and the encodings with vm=0 are reserved.
fix BitPat for Vector Mask-Register Logical Instructions
ADD: Timing-Accurate Core Instruction Tracing
@jerryz123 jerryz123 merged commit c7aabd2 into dev Jan 30, 2025
54 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

9 participants