Skip to content
View adithyasunil26's full-sized avatar
:octocat:
:octocat:

Organizations

@ERC-IIITH @IPA2022

Block or report adithyasunil26

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
adithyasunil26/README.md

Hello there! πŸ‘‹

About me πŸ‘¨πŸ»β€πŸ’»

I am currently an Aalog Design Engineer at Chipex Technologies Pvt Ltd. I completed my Dual Degree (BTech+MS) in Electronics and Communication Engineering at IIIT-H. I was an undergraduate researcher working under the guidance of Dr. Abhishek Srivastava in the IC~WiBES Research Lab (Integrated Circuits inspired by Wireless and Biomedical Electronic Systems) at the Centre for VLSI and Embedded System Technologies, IIIT-H. I was also a Google Summer of Code 2021 student developer at the Free and Open Source Silicon Foundation and I worked on FuseSoC integration of BaseJump STL in basejump_stl_cores. I have previously wroked on low gain variation voltage controlled oscillator design and frequency synthesizer/microwave signal generator design for quantum sensing applications, deep learning based respiratory sound classification and deep learning based object classification using FMCW radars.

Publications

  1. A. S. Edakkadan, K. Desai and A. Srivastava, "A 2.75-2.94 GHz Voltage Controlled Oscillator with Low Gain Variation for Quantum Sensing Applications," 2022 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems (VLSID), Bangalore, India, 2022, pp. 186-191, doi: 10.1109/VLSID2022.2022.00045.

  2. A. S. Edakkadan, K. Saha, M. S. Baghini and A. Srivastava, "Design of 2.87 GHz Frequency Synthesizer with Programmable Sweep for Diamond Color Defect based CMOS Quantum Sensing Applications," 2022 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, TX, USA, 2022, pp. 3092-3096, doi: 10.1109/ISCAS48785.2022.9937824.

  3. A. S. Edakkadan and A. Srivastava, "Deep Learning Based Portable Respiratory Sound Classification System," 2023 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Hyderabad, India, 2023, pp. 129-133, doi: 10.1109/APCCAS60141.2023.00039.

  4. H. Kambham, S. S. Chatterjee, A. S. Edakkadan and A. Srivastava, "Analysis and Design of Low Phase Noise 20 GHz VCO for Frequency Modulated Continuous Wave Chirp Synthesizers in mmWave Radars," 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID), Hyderabad, India, 2023, pp. 395-400, doi: 10.1109/VLSID57277.2023.00084.

  5. S. Mantha, A. S. Edakkadan, A. Sahni and A. Srivastava, "An mmWave Frequency Range Multi-Modulus Programmable Divider for FMCW Radar Applications," 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID), Hyderabad, India, 2023, pp. 407-412, doi: 10.1109/VLSID57277.2023.00086.


You can connect with me on

Adithya's Discord Adithya's LinkedIN

Pinned Loading

  1. Y86-64-Processor Y86-64-Processor Public

    A Y86-64 processor implemented using Verilog

    Verilog 16 6

  2. Carry-Lookahead-Adder Carry-Lookahead-Adder Public

    4-bit Carry Lookahead Adder - RTL implementation in Verilog, SPICE netlist and MAGIC layouts

    Verilog 5 1

  3. Active-Noise-Control Active-Noise-Control Public

    Implementing and analyzing various active noise control algorithms.

    MATLAB 14 4

  4. GSoC-21-Project-Report GSoC-21-Project-Report Public

    Final report for Google Summer of Code 2021 project 'Porting BaseJump STL to FuseSoC' under FOSSi Foundation.

    6

  5. 2.87GHz-MWG-MPW5 2.87GHz-MWG-MPW5 Public

    2.87 GHz microwave signal generator in SKY130

    PostScript 6 1

  6. riscvy riscvy Public

    5 stage pipelined RISC-V processor with forwarding, stalling and flushing

    C++ 1