👋
Having a nice time
Chief engineer at @CURocketEngineering. Enjoys C, Verilog, VHDL, computer architecture, chip design, caches, reconfigurable computing, and PCB design
Popular repositories Loading
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.