SystemVerilog-UART Simple UART transmitter and receiver Feature You can freely specify the parameters that are baud rate, clock frequency and data width Interface are designed by VALID-READY handshake NOT supported parity bit License MIT