Skip to content

SEU-MSLab/vck190-platform

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

6 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

The VCK190 Radio Frequency Platform for Digital Predistortion

Overview

This platform is a microwave system platform built on the latest AMD Xilinx Versal series FPGA evaluation board VCK190.

The system include the following components:

  • JESD204: To protocol to communicate with the data converters.
  • SPI: To control the converter and clock chips.
  • DMA: To move baseband data from DDR/ADC to DAC/DDR.
  • CIPS: The PS side of Versal, act as the central control unit. For now, I only implement a baremetal design, but Petalinux version is on the way.
  • NoC: Integrated with a DDR controller. The DMA and CIPS need to use NoC to get access to DDR.
  • PRVTDNN: Neural network digital predistortion algorithm IP core. The IP core is implemented in Chisel, check PRVTDNN for more information.

The Block Design of the whole project

Prerequisite

  • AMD/Xilinx VCK190 evaluation board
  • ADI AD9173 analog-to-digital converter evaluation board
  • ADI AD6688 digital-to-analog converter evaluation board
  • Linux machine with at least 32GB RAM
  • Vivado 2023.1 (other versions are not tested)

How to build

Make sure you have source settings64.sh in Vivado installation path and have vivado command in your environment.

git clone https://github.com/SEU-MSLab/vck190-platform.git
cd vck190-platform
make

About

The VCK190 radio frequency and ADC/DAC platform

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published