Skip to content

Nemecxpetr/Digital-electronics-1

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 

Repository files navigation

Digital-electronics-1

Petr Němec

221480

Labs

Most common VHDL operators are shown in the table.

Operator Description
<= Value assignment
and Logical AND
nand Logical AND with negated output
or Logical OR
nor Logical OR with negated output
not Nagation
xor Exclusive OR
xnor Exclusive OR with negated output
-- comment Comments

About

No description, website, or topics provided.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published