Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Update to CICE-Consortium/main (2024-09-28) #93

Merged
merged 2 commits into from
Sep 30, 2024
Merged

Update to CICE-Consortium/main (2024-09-28) #93

merged 2 commits into from
Sep 30, 2024

Commits on Sep 27, 2024

  1. Update Derecho Port (CICE-Consortium#974) 

    Update derecho port

    update inteloneapi, validate, use -O1, problems with -check all.
    update cray to ncarenv/23.09 and cce/16.0.1, answers change
    update intel to ncarenv/23.09 and intel/2023.2.1, answer bit-for-bit
    update nvhpc to ncarenv/23.09 and nvhpc/23.7, answers change
    update queue so smaller jobs go into develop (shared) instead of main

Add ifndef __INTEL_LLVM_COMPILER (for intel oneapi) around an OMP loop that the compiler doesn't handle properly (reported to intel) in ice_history.F90.

Update QC documentation in the user guide to clarify where/how to run the cice.t-test.py script.
    @apcraig
    apcraig authored Sep 27, 2024
    Configuration menu
    Copy the full SHA
    6428405 View commit details
    Browse the repository at this point in the history

  2. No ncat,ntrcr in call icepack_aggregate in ice_prescribed_mod.F90

    @NickSzapiro-NOAA
    NickSzapiro-NOAA authored Sep 27, 2024
    Configuration menu
    Copy the full SHA
    f124914 View commit details
    Browse the repository at this point in the history