Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Generate internal CSR FIFOS (via python params); Add CSRs APB, AXI, AXIL support; Remove default pc-emul sources. #48

Merged
merged 6 commits into from
Sep 11, 2024

Conversation

arturum1
Copy link
Contributor

Included in PR IObundle/iob-soc#945

arturum1 and others added 5 commits September 3, 2024 17:57
TODO: Async fifos.
Currently generated sync fifos have a "RW" "data" CSR.
Therefore, they can be written/read to/from the CSRs and
the core's interface.

For the async fifo, the "data" CSR will most likely not be "RW".
Csrs module now supports new interfaces via `csr_if` parameter.

Csrs module now contains an output of internal "IOb" signals for use in user logic.

Upgrade py2hwsw version.
User specifies all sources. This is consistent with firmware sources.
@agrevin
Copy link
Contributor

agrevin commented Sep 10, 2024

This change should solve the lib test failing: agrevin@f0611b3

@jjts jjts merged commit e5d8b94 into IObundle:main Sep 11, 2024
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants