Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Ram2 #943

Merged
merged 11 commits into from
Sep 9, 2024
Merged

Ram2 #943

Show file tree
Hide file tree
Changes from 3 commits
Commits
Show all changes
11 commits
Select commit Hold shift + click to select a range
b65e54d
Merge branch 'if_gen2' of github.com:IObundle/iob-soc into ram2
mbot27 Sep 2, 2024
6e81cb8
module iob_ram_at2p generated with py2hwsw
mbot27 Sep 6, 2024
a27903b
changes in module iob_ram_at2p
mbot27 Sep 6, 2024
2758e15
module iob_ram_atdp generated with py2hwsw
mbot27 Sep 6, 2024
bbff026
module iob_ram_atdp_be generated with py2hwsw
mbot27 Sep 6, 2024
524888d
module iob_ram_sp_be generated with py2hwsw
mbot27 Sep 6, 2024
0adb9d5
module iob_ram_sp_se generated with py2hwsw
mbot27 Sep 6, 2024
e742943
modules iob_ram_t2ps generated with py2hwsw
mbot27 Sep 7, 2024
f1f2f4c
modules iob_ram_tdps generated with py2hwsw
mbot27 Sep 7, 2024
0c3c04d
Update lib/hardware/memories/ram/iob_ram_tdp/iob_ram_tdp.py
mbot27 Sep 8, 2024
9dada39
Update lib/hardware/memories/ram/iob_ram_tdp_be/iob_ram_tdp_be.py
mbot27 Sep 8, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
58 changes: 0 additions & 58 deletions lib/hardware/memories/ram/iob_ram_2p/hardware/src/iob_ram_2p.v
View file
Open in desktop

This file was deleted.

158 changes: 157 additions & 1 deletion lib/hardware/memories/ram/iob_ram_2p/iob_ram_2p.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3,11 +3,167 @@ def setup(py_params_dict):
"original_name": "iob_ram_2p",
"name": "iob_ram_2p",
"version": "0.1",
"generate_hw": False,
"version": "0.1",
"confs": [
{
"name": "HEXFILE",
"type": "P",
"val": '"none"',
"min": "NA",
"max": "NA",
"descr": "Name of file to load into RAM",
},
{
"name": "DATA_W",
"type": "P",
"val": "0",
"min": "NA",
"max": "NA",
"descr": "DATA width",
},
{
"name": "ADDR_W",
"type": "P",
"val": "0",
"min": "NA",
"max": "NA",
"descr": "Address bus width",
},
{
"name": "WRITE_FIRST",
"type": "P",
"val": "1",
"min": "NA",
"max": "NA",
"descr": "",
},
],
"ports": [
{
"name": "clk_i",
"descr": "Input port",
"signals": [
{"name": "clk", "width": 1, "direction": "input"},
],
},
{
"name": "w_en_i",
"descr": "Input port",
"signals": [
{"name": "w_en", "width": 1, "direction": "input"},
],
},
{
"name": "w_addr_i",
"descr": "Input port",
"signals": [
{"name": "w_addr", "width": "ADDR_W", "direction": "input"},
],
},
{
"name": "w_data_i",
"descr": "Input port",
"signals": [
{"name": "w_data", "width": "DATA_W", "direction": "input"},
],
},
{
"name": "w_ready_o",
"descr": "Output port",
"signals": [
{"name": "w_ready", "width": 1, "direction": "output"},
],
},
{
"name": "r_en_i",
"descr": "Input port",
"signals": [
{"name": "r_en", "width": 1, "direction": "input"},
],
},
{
"name": "r_addr_i",
"descr": "Input port",
"signals": [
{"name": "r_addr", "width": "ADDR_W", "direction": "input"},
],
},
{
"name": "r_data_o",
"descr": "Output port",
"signals": [
{"name": "r_data", "width": "DATA_W", "direction": "output"},
],
},
{
"name": "r_ready_o",
"descr": "Output port",
"signals": [
{"name": "r_ready", "width": 1, "direction": "output"},
],
},
],
"wires": [
{
"name": "en_int",
"descr": "en wire",
"signals": [
{"name": "en_in", "width": 1},
],
},
{
"name": "we_int",
"descr": "we wire",
"signals": [
{"name": "we_int", "width": 1},
],
},
{
"name": "addr_int",
"descr": "addr wire",
"signals": [
{"name": "addr_int", "width": "ADDR_W"},
],
},
],
"blocks": [
{
"core_name": "iob_ram_sp",
"instance_name": "iob_ram_sp_inst",
"parameters": {
"HEXFILE": "HEXFILE",
"DATA_W": "DATA_W",
"ADDR_W": "ADDR_W",
},
"connect": {
"clk_i": "clk_i",
"en_i": "en_int",
"we_i": "we_int",
"addr_i": "addr_int",
"d_i": "w_data_i",
"d_o": "r_data_o",
},
},
],
"snippets": [
{
"verilog_code": """
generate
if (WRITE_FIRST) begin : write_first
assign en_int = w_en_i | r_en_i;
assign we_int = w_en_i;
assign addr_int = w_en_i ? w_addr_i : r_addr_i;
assign w_ready_o = 1'b1;
assign r_ready_o = ~w_en_i;
end else begin : read_first
assign en_int = w_en_i | r_en_i;
assign we_int = w_en_i & (~r_en_i);
assign addr_int = r_en_i ? r_addr_i : w_addr_i;
assign w_ready_o = ~r_en_i;
assign r_ready_o = 1'b1;
end
endgenerate
""",
},
],
}
Expand Down
48 changes: 0 additions & 48 deletions lib/hardware/memories/ram/iob_ram_at2p/hardware/src/iob_ram_at2p.v
View file
Open in desktop

This file was deleted.

Loading
Loading