Skip to content

Actions: CTSRD-CHERI/sail-riscv

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
8 workflow runs
8 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Publish test results Publish test results #4: completed by PeterRugg
January 21, 2025 17:24 13s
January 21, 2025 17:24 13s
Don't allow xcause to be equal to xlen CI #4: Commit 92ab41a pushed by PeterRugg
January 21, 2025 17:23 32s zcheri
zcheri
January 21, 2025 17:23 32s
Publish test results Publish test results #3: completed by PeterRugg
January 7, 2025 17:35 15s
January 7, 2025 17:35 15s
Fix range checking wrap bug in RVFI memory range CI #3: Commit a8b6604 pushed by PeterRugg
January 7, 2025 17:34 1m 1s zcheri
zcheri
January 7, 2025 17:34 1m 1s
Publish test results Publish test results #2: completed by PeterRugg
January 7, 2025 14:08 16s
January 7, 2025 14:08 16s
CI CI #2: by PeterRugg
January 7, 2025 14:07 39s zcheri
zcheri
January 7, 2025 14:07 39s
Publish test results Publish test results #1: completed by PeterRugg
January 7, 2025 10:08 16s
January 7, 2025 10:08 16s
Fixes to work with TestRIG CI #1: Commit c559d88 pushed by PeterRugg
January 7, 2025 10:07 45s zcheri
zcheri
January 7, 2025 10:07 45s