Skip to content

AndMarina/chip_design_school

 
 

About

FPGA exercise for beginners

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • SystemVerilog 69.2%
  • Tcl 15.9%
  • Shell 13.5%
  • Makefile 1.0%
  • Python 0.2%
  • Perl 0.1%
  • Batchfile 0.1%