-
Notifications
You must be signed in to change notification settings - Fork 25
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
About the minimum supported temperature of COFFE2 #46
Comments
Threshold voltage increases as temperature drops while mobility increases. Hence there are two competing factors and the worst case performance can occur at low temperatures, particularly for pass gate logic in advanced technologies.Coffe has no lower temp limit so long as your spice decks are accurate at that T. Transmission gate logic and gate boosting will help at low T.VaughnOn Mar 27, 2023, at 11:10 PM, luck-codeer ***@***.***> wrote:
Hi,
I am using your tool COFFE2 to do experiments on the performance (delay and power consumption) of FPGA components at low temperature. The results obtained are shown in the figure below. It can be seen that below -100 ℃, the delay will increase as the temperature decreases.
However, according to this paper: "CryoWire: wire-driven microarchitecture designs for cryogenic computing." (https://dl.acm.org/doi/abs/10.1145/3503222.3507749), as the temperature decreases, the delay will also decrease, which is inconsistent with the experimental results.
So, I would like to ask you two questions. One is what is the minimum temperature supported by COFFE2, and the other is if I want to obtain a delay for components such as SB MUX at - 200 ℃. Do you have any suggestions.
—Reply to this email directly, view it on GitHub, or unsubscribe.You are receiving this because you are subscribed to this thread.Message ID: ***@***.***>
|
Thanks for the reply, Prof. Betz. Your explanation has been very helpful for my question. |
Glad it helped!
Vaughn
…On Fri, Mar 31, 2023 at 5:13 AM luck-codeer ***@***.***> wrote:
Thanks for the reply, Prof. Betz. Your explanation has been very helpful
for my question.
—
Reply to this email directly, view it on GitHub
<#46 (comment)>,
or unsubscribe
<https://github.com/notifications/unsubscribe-auth/ABNDPJ23JWXAACM5F7R223LW62N4PANCNFSM6AAAAAAWJ6SNIU>
.
You are receiving this because you commented.Message ID:
***@***.***>
|
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Hi,
I am using your tool COFFE2 to do experiments on the performance (delay and power consumption) of FPGA components at low temperature. The results obtained are shown in the figure below. It can be seen that below -100 ℃, the delay will increase as the temperature decreases.
However, according to this paper: "CryoWire: wire-driven microarchitecture designs for cryogenic computing." (https://dl.acm.org/doi/abs/10.1145/3503222.3507749), as the temperature decreases, the delay will also decrease, which is inconsistent with the experimental results.
So, I would like to ask you two questions. One is what is the minimum temperature supported by COFFE2, and the other is if I want to obtain a delay for components such as SB MUX at - 200 ℃. Do you have any suggestions.
The text was updated successfully, but these errors were encountered: