forked from litex-hub/linux-on-litex-vexriscv
-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathdaphne_platforms_backup.py
323 lines (271 loc) · 11.6 KB
/
daphne_platforms_backup.py
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
# This file is Copyright (c) 2015-2019 Florent Kermarrec <[email protected]>
# License: BSD
from litex.build.generic_platform import *
from litex.build.xilinx import XilinxPlatform, VivadoProgrammer
# IOs ----------------------------------------------------------------------------------------------
_io = [
("afe", 0,
Subsignal("dat", Pins(
"AE25 AE26 AC22 AC23 AF24 AF25 AD25 AD26"
"AE23 AF23 AD23 AD24 AD21 AE21 AF19 AF20"),
IOStandard("LVCMOS15")),
Subsignal("cd", Pins("AF5 AF4 AC4 AD4 Y7 AA7 Y6 Y5"
"V8 W8 AA5 AB5 Y8 AA8 AB6 AC6"),
IOStandard("LVCMOS15")),
),
("afe", 1,
Subsignal("dat", Pins(
"AE18 AF18 Y18 AA18 AE17 AF17 AA17 AB17"
"AC17 AD17 Y16 Y17 AB16 AC16 Y15 AA15"),
IOStandard("LVCMOS15")),
Subsignal("cd", Pins("AF5 AF4 AC4 AD4 Y7 AA7 Y6 Y5"
"V8 W8 AA5 AB5 Y8 AA8 AB6 AC6"),
IOStandard("LVCMOS15")),
),
("afe", 2,
Subsignal("dat", Pins(
"U25 U26 V26 W26 AB26 AC26 W25 Y26"
"Y25 AA25 V24 W24 AA24 AB25 AA22 AA23"),
IOStandard("LVCMOS15")),
Subsignal("cd", Pins("AF5 AF4 AC4 AD4 Y7 AA7 Y6 Y5"
"V8 W8 AA5 AB5 Y8 AA8 AB6 AC6"),
IOStandard("LVCMOS15")),
),
("afe", 3,
Subsignal("dat", Pins(
"W20 Y20 T19 U19 V19 W19 V18 W18"
"T14 T15 T17 T18 U15 U16 U14 V14"),
IOStandard("LVCMOS15")),
Subsignal("cd", Pins("AF5 AF4 AC4 AD4 Y7 AA7 Y6 Y5"
"V8 W8 AA5 AB5 Y8 AA8 AB6 AC6"),
IOStandard("LVCMOS15")),
),
("afe", 4,
Subsignal("dat", Pins(
"P15 P16 N16 N17 R16 R17 P18 N18"
"K25 K26 M20 L20 L24 L25 M24 M25"),
IOStandard("LVCMOS15")),
Subsignal("cd", Pins("AF5 AF4 AC4 AD4 Y7 AA7 Y6 Y5"
"V8 W8 AA5 AB5 Y8 AA8 AB6 AC6"),
IOStandard("LVCMOS15")),
),
("muxen", 0, Pins("N16"), IOStandard("LVCMOS15")),
("muxen", 1, Pins("N17"), IOStandard("LVCMOS15")),
("muxen", 2, Pins("R16"), IOStandard("LVCMOS15")),
("muxen", 3, Pins("R17"), IOStandard("LVCMOS15")),
("muxen", 4, Pins("N19"), IOStandard("LVCMOS15")),
("muxen", 5, Pins("P23"), IOStandard("LVCMOS15")),
("muxen", 6, Pins("P24"), IOStandard("LVCMOS15")),
("muxen", 7, Pins("R20"), IOStandard("LVCMOS15")),
("muxen", 8, Pins("R21"), IOStandard("LVCMOS15")),
("muxen", 9, Pins("R25"), IOStandard("LVCMOS15")),
("refin_mux", 0, Pins("K25"), IOStandard("LVCMOS15")),
("ss_cfg_dat", 0, Pins("R15"), IOStandard("LVCMOS15")),
("gain_cs", 0, Pins("N26"), IOStandard("LVCMOS15")),
("bias_cs", 0, Pins("M26"), IOStandard("LVCMOS15")),
("offset_cfg", 0,
Subsignal("sclk", Pins("L22"), IOStandard("DIFF_SSTL18_II")),
Subsignal("sdat", Pins("M25"), IOStandard("DIFF_SSTL18_II")),
Subsignal("ld", Pins("M24"), IOStandard("DIFF_SSTL18_II")),
),
("offset", 0, Pins("K26"), IOStandard("LVCMOS15")),
("offset", 1, Pins("M20"), IOStandard("LVCMOS15")),
("offset", 2, Pins("L20"), IOStandard("LVCMOS15")),
("offset", 3, Pins("L24"), IOStandard("LVCMOS15")),
("offset", 4, Pins("L25"), IOStandard("LVCMOS15")),
("trim_cfg", 0,
Subsignal("sclk", Pins("T24"), IOStandard("DIFF_SSTL18_II")),
Subsignal("sdat", Pins("T25"), IOStandard("DIFF_SSTL18_II")),
Subsignal("ld", Pins("R26"), IOStandard("DIFF_SSTL18_II")),
),
("trim", 0, Pins("P26"), IOStandard("LVCMOS15")),
("trim", 1, Pins("T22"), IOStandard("LVCMOS15")),
("trim", 2, Pins("R22"), IOStandard("LVCMOS15")),
("trim", 3, Pins("T23"), IOStandard("LVCMOS15")),
("trim", 4, Pins("R23"), IOStandard("LVCMOS15")),
("sled", 0, Pins("AD5"), IOStandard("LVCMOS15")),
("sled", 1, Pins("AE5"), IOStandard("LVCMOS15")),
("sled", 2, Pins("V9"), IOStandard("LVCMOS15")),
("gpiled", 0, Pins("AF2"), IOStandard("LVCMOS15")),
("lemo", 0,
Subsignal("gpi", Pins("AA4")),
Subsignal("gpo", Pins("AB4")),
IOStandard("LVCMOS33"),
),
("phy", 0,
Subsignal("mdio", Pins("AB2")),
Subsignal("mdc", Pins("AC2")),
IOStandard("LVCMOS33"),
),
("brdy", 0,
Subsignal("brdy0", Pins("AE3")),
Subsignal("brdy1", Pins("AF3")),
IOStandard("LVCMOS33"),
),
("dma", 0,
Subsignal("en", Pins("AC3")),
Subsignal("bsy", Pins("AD3")),
IOStandard("LVCMOS33"),
),
("control", 0,
Subsignal("eth_cs", Pins("AB1")),
Subsignal("cpld_cs", Pins("AC1")),
Subsignal("rd", Pins("Y1")),
Subsignal("wr", Pins("AD1")),
Subsignal("nwait", Pins("AE1")),
Subsignal("cpld_irq", Pins("AE2")),
IOStandard("LVCMOS33"),
),
("stm", 0,
Subsignal("ca", Pins(
"V1 W1 W5 W4 V3 V2 V6 W6 W3 Y3 U7 V7"),
IOStandard("LVCMOS15")),
Subsignal("cd", Pins("AF5 AF4 AC4 AD4 Y7 AA7 Y6 Y5"
"V8 W8 AA5 AB5 Y8 AA8 AB6 AC6"),
IOStandard("LVCMOS15")),
),
("dbg", 0, Pins("D3 C3 F3 E3 C2 B2 A3 A2"
"C1 B1 F2 E2 E1 D1 G2 G1"), IOStandard("LVCMOS15")),
("clk0", 0,
Subsignal("clk_p", Pins("G5"), IOStandard("DIFF_SSTL18_II")),
Subsignal("clk_n", Pins("F5"), IOStandard("DIFF_SSTL18_II")),
),
("clk100", 0, Pins("AA4"), IOStandard("LVCMOS15")),
("pll", 0,
Subsignal("pll_sclk", Pins("C18"), IOStandard("SSTL18_II")),
Subsignal("pll_sdat", Pins("D19"), IOStandard("SSTL18_II")),
Subsignal("pll_pdn", Pins("E20"), IOStandard("SSTL18_II")),
Subsignal("pll_status", Pins("D20"), IOStandard("SSTL18_II")),
Subsignal("pll_ld", Pins("E22"), IOStandard("SSTL18_II")),
),
("cdr", 0,
Subsignal("cdr_p", Pins("D4"), IOStandard("DIFF_SSTL18_II")),
Subsignal("cdr_n", Pins("C4"), IOStandard("DIFF_SSTL18_II")),
Subsignal("sfp_scl", Pins("B20"), IOStandard("SSTL18_II")),
Subsignal("sfp_sda", Pins("A20"), IOStandard("SSTL18_II")),
Subsignal("f_sfp_tx_fault", Pins("C21"), IOStandard("SSTL18_II")),
Subsignal("f_sfp_los", Pins("B21"), IOStandard("SSTL18_II")),
Subsignal("f_cdr_lol", Pins("B22"), IOStandard("SSTL18_II")),
Subsignal("f_cdr_los", Pins("A22"), IOStandard("SSTL18_II")),
),
("ddram", 0,
Subsignal("a", Pins(
"T2 R2 U2 U1 P6 P5 T5 R5 U6",
"P8 R7 R6 T8 T7"),
IOStandard("SSTL18_II")),
Subsignal("ba", Pins("K1 J1 L3"), IOStandard("SSTL18_II")),
Subsignal("ras_n", Pins("H2"), IOStandard("SSTL18_II")),
Subsignal("cas_n", Pins("M2"), IOStandard("SSTL18_II")),
Subsignal("we_n", Pins("N3"), IOStandard("SSTL18_II")),
Subsignal("dm", Pins("N1 M1"), IOStandard("SSTL18_II")),
Subsignal("dq", Pins(
"N6 N7 K5 L5 L7 M7 J3 K3"), IOStandard("SSTL18_II"),
Misc("IN_TERM=UNTUNED_SPLIT_50")),
Subsignal("dqs_p", Pins("M4"), IOStandard("DIFF_SSTL18_II")),
Subsignal("dqs_n", Pins("L4"), IOStandard("DIFF_SSTL18_II")),
Subsignal("clk_p", Pins("R3"), IOStandard("DIFF_SSTL18_II")),
Subsignal("clk_n", Pins("P3"), IOStandard("DIFF_SSTL18_II")),
Subsignal("cke", Pins("L2"), IOStandard("SSTL18_II")),
Subsignal("odt", Pins("H1"), IOStandard("SSTL18_II")),
Subsignal("cs_n", Pins("T3"), IOStandard("SSTL18_II")),
Misc("SLEW=FAST"),
),
# Verify this!!! This is CPLD Reset
("cpu_reset", 0, Pins("Y2"), IOStandard("LVCMOS15")),
# Verify This!!!
("serial", 0,
Subsignal("tx", Pins("D3")),
Subsignal("rx", Pins("C3")),
IOStandard("LVCMOS33"),
),
("sfp_csr_i2c", 0,
Subsignal("scl", Pins("B20")),
Subsignal("sda", Pins("A20")),
IOStandard("LVCMOS25")),
("sfp_i2c", 0,
Subsignal("tx_f", Pins("E21")),
Subsignal("tx_d", Pins("D21")),
Subsignal("present", Pins("C22")),
Subsignal("rate_s", Pins("C23")),
Subsignal("los", Pins("B25")),
Subsignal("sda", Pins("A25")),
Subsignal("scl", Pins("A23")),
IOStandard("LVCMOS25")
),
("sfp_i2c", 1,
Subsignal("tx_f", Pins("B26")),
Subsignal("tx_d", Pins("C24")),
Subsignal("present", Pins("B24")),
Subsignal("rate_s", Pins("D23")),
Subsignal("los", Pins("D24")),
Subsignal("sda", Pins("C26")),
Subsignal("scl", Pins("A24")),
IOStandard("LVCMOS25")
),
# ("eth_clocks", 0,
# Subsignal("tx", Pins("G1")),
# Subsignal("rx", Pins("G2")),
# IOStandard("LVCMOS25")
# ),
# ("eth", 0,
# Subsignal("rst_n", Pins("U7"), IOStandard("LVCMOS33")),
# Subsignal("int_n", Pins("Y14")),
# Subsignal("mdio", Pins("Y16")),
# Subsignal("mdc", Pins("AA16")),
# Subsignal("rx_ctl", Pins("W10")),
# Subsignal("rx_data", Pins("AB16 AA15 AB15 AB11")),
# Subsignal("tx_ctl", Pins("V10")),
# Subsignal("tx_data", Pins("Y12 W12 W11 Y11")),
# IOStandard("LVCMOS25")
# ),
]
# Platform -----------------------------------------------------------------------------------------
# class Platform(XilinxPlatform):
# default_clk_name = "clk100"
# default_clk_period = 1e9/100e6
# def __init__(self):
# XilinxPlatform.__init__(self, "xc7a200t-fbg676-3", _io, toolchain="vivado")
# self.toolchain.bitstream_commands = \
# ["set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]"]
# self.toolchain.additional_commands = \
# ["write_cfgmem -force -format bin -interface spix4 -size 16 "
# "-loadbit \"up 0x0 {build_name}.bit\" -file {build_name}.bin"]
# self.add_platform_command("set_property INTERNAL_VREF 0.750 [get_iobanks 34]")
# def create_programmer(self):
# return VivadoProgrammer(flash_part="n25q128-3.3v-spi-x1_x2_x4")
# # def do_finalize(self, fragment):
# # XilinxPlatform.do_finalize(self, fragment)
# # try:
# # self.add_period_constraint(self.lookup_request("eth_clocks").rx, 1e9/125e6)
# # except ConstraintError:
# # pass
# def load(self):
# from litex.build.xilinx import VivadoProgrammer
# prog=VivadoProgrammer()
# prog.load_bitstream("build/top.bit")
class Platform(XilinxPlatform):
default_clk_name = "clk156"
default_clk_period = 1e9/156.5e6
def __init__(self):
XilinxPlatform.__init__(self, "xc7a200t-fbg676-3", _io, toolchain="vivado")
self.toolchain.bitstream_commands = ["set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]"]
self.toolchain.additional_commands = ["write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit \"up 0x0 {build_name}.bit\" -file {build_name}.bin"]
self.add_platform_command("set_property INTERNAL_VREF 0.750 [get_iobanks 33]")
self.add_platform_command("set_property INTERNAL_VREF 0.750 [get_iobanks 34]")
self.add_platform_command("set_property INTERNAL_VREF 0.750 [get_iobanks 35]")
def create_programmer(self):
return VivadoProgrammer()
def do_finalize(self, fragment):
XilinxPlatform.do_finalize(self, fragment)
try:
self.add_period_constraint(self.lookup_request("clk200").p, 1e9/200e6)
except ConstraintError:
pass
try:
self.add_period_constraint(self.lookup_request("eth_clocks").rx, 1e9/125e6)
except ConstraintError:
pass
try:
self.add_period_constraint(self.lookup_request("eth_clocks").tx, 1e9/125e6)
except ConstraintError:
pass