Skip to content

Latest commit

 

History

History
8 lines (8 loc) · 388 Bytes

README.md

File metadata and controls

8 lines (8 loc) · 388 Bytes

Digital-Systems-Design-I

ClockDividers might change from Lab to Lab Lab 1 uses Adder and 7seg Lab 2 uses Another7seg and 16bitCounter and BinaryToBCD Lab 3 uses ClockDivider and 12Bit_UpDown_Counter and BinaryToBCDConverter2 and Another7Seg and MuxDisplay Lab 4 uses ClockDivider and Key_Pad_Scanner and Sequence_Builder and Reset_On15 and Sequence_Checker and Another7seg Lab 5 Lab 6