Skip to content

Latest commit

 

History

History
6 lines (5 loc) · 90 Bytes

README.md

File metadata and controls

6 lines (5 loc) · 90 Bytes

strl2v

WIP

TODO:

  • translate kernel IR to circuit IR
  • translate circuit IR to Verilog