forked from openhwgroup/cvw
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Makefile
41 lines (28 loc) · 907 Bytes
/
Makefile
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
# [email protected] 2023
# Top-level Makefile for CORE-V-Wally
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1
MAKEFLAGS += --output-sync --no-print-directory
SIM = ${WALLY}/sim
.PHONY: all riscof testfloat combined_IF_vectors zsbl benchmarks coremark embench coverage clean
all: riscof testfloat combined_IF_vectors zsbl coverage # benchmarks
# riscof builds the riscv-arch-test and wally-riscv-arch-test suites
riscof:
$(MAKE) -C sim
testfloat:
$(MAKE) -C ${WALLY}/tests/fp vectors
combined_IF_vectors: testfloat riscof
$(MAKE) -C ${WALLY}/tests/fp combined_IF_vectors
zsbl:
$(MAKE) -C ${WALLY}/fpga/zsbl
benchmarks:
$(MAKE) coremark
$(MAKE) embench
coremark:
cd ${WALLY}/benchmarks/coremark; $(MAKE); $(MAKE) run
embench:
cd ${WALLY}/benchmarks/embench; $(MAKE); $(MAKE) run
coverage:
$(MAKE) -C tests/coverage
clean:
$(MAKE) clean -C sim
$(MAKE) clean -C ${WALLY}/tests/fp