You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
The Resample DSP component instantiates quite large FIR filters for upsampling beyond 4x, this can quickly eat FPGA area and is heavily used for scope plotting (interpolating lines from points).
We can reduce the area and time footprint quite a bit by adding different internal filter types to Resample, for example one which uses a CIC or Boxcar filter for the primary anti-aliasing filter.
Now that we have a true polyphase resampler that infers BRAM correctly, this is essentially done: #60
I was also able to reduce the tap count multiplier from 8 to 5 and get similar performance (now the new default).
However, having some different internal filter types may still be useful, particularly as Resample is used for Stroke plotting, where aliasing is not such a big deal. It may be worth saving some multipliers there.
vk2seb
changed the title
Reduce FIR size in Resample interpolators
Reduce resource usage of Resample instantiations
Oct 13, 2024
The
Resample
DSP component instantiates quite large FIR filters for upsampling beyond 4x, this can quickly eat FPGA area and is heavily used for scope plotting (interpolating lines from points).We can reduce the area and time footprint quite a bit by adding different internal filter types to
Resample
, for example one which uses a CIC or Boxcar filter for the primary anti-aliasing filter.Maybe useful: https://tomverbeure.github.io/2020/09/30/Moving-Average-and-CIC-Filters.html
The text was updated successfully, but these errors were encountered: