-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathlab7.sdc.bak
268 lines (223 loc) · 24.7 KB
/
lab7.sdc.bak
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
## Generated SDC file "lab7.sdc"
## Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
## Your use of Altera Corporation's design tools, logic functions
## and other software and tools, and its AMPP partner logic
## functions, and any output files from any of the foregoing
## (including device programming or simulation files), and any
## associated documentation or information are expressly subject
## to the terms and conditions of the Altera Program License
## Subscription Agreement, the Altera Quartus II License Agreement,
## the Altera MegaCore Function License Agreement, or other
## applicable license agreement, including, without limitation,
## that your use is for the sole purpose of programming logic
## devices manufactured by Altera and sold by Altera or its
## authorized distributors. Please refer to the applicable
## agreement for further details.
## VENDOR "Altera"
## PROGRAM "Quartus II"
## VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"
## DATE "Sun Feb 15 03:20:54 2015"
##
## DEVICE "EP4CE115F29C8"
##
#**************************************************************
# Time Information
#**************************************************************
set_time_format -unit ns -decimal_places 3
#**************************************************************
# Create Clock
#**************************************************************
create_clock -name {altera_reserved_tck} -period 100.000 -waveform { 0.000 50.000 } [get_ports {altera_reserved_tck}]
create_clock -name {main_clk_50} -period 20.000 -waveform { 0.000 10.000 } [get_ports {CLOCK_50}]
#**************************************************************
# Create Generated Clock
#**************************************************************
create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}]
create_generated_clock -name {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]} -source [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {main_clk_50} [get_pins {m_lab7_soc|sdram_pll|sd1|pll7|clk[1]}]
#**************************************************************
# Set Clock Latency
#**************************************************************
#**************************************************************
# Set Clock Uncertainty
#**************************************************************
#**************************************************************
# Set Input Delay
#**************************************************************
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[0]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[0]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[1]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[1]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[2]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[2]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[3]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[3]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[4]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[4]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[5]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[5]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[6]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[6]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[7]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[7]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[8]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[8]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[9]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[9]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[10]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[10]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[11]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[11]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[12]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[12]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[13]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[13]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[14]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[14]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[15]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[15]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[16]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[16]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[17]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[17]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[18]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[18]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[19]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[19]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[20]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[20]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[21]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[21]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[22]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[22]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[23]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[23]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[24]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[24]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[25]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[25]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[26]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[26]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[27]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[27]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[28]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[28]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[29]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[29]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[30]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[30]}]
set_input_delay -add_delay -max -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 3.000 [get_ports {DRAM_DQ[31]}]
set_input_delay -add_delay -min -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[31]}]
set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}] 3.000 [get_ports {KEY[0]}]
set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}] 2.000 [get_ports {KEY[0]}]
set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}] 3.000 [get_ports {KEY[1]}]
set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}] 2.000 [get_ports {KEY[1]}]
set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}] 3.000 [get_ports {KEY[2]}]
set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}] 2.000 [get_ports {KEY[2]}]
set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}] 3.000 [get_ports {KEY[3]}]
set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}] 2.000 [get_ports {KEY[3]}]
set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}] 3.000 [get_ports {altera_reserved_tck}]
set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}] 2.000 [get_ports {altera_reserved_tck}]
set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}] 3.000 [get_ports {altera_reserved_tdi}]
set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}] 2.000 [get_ports {altera_reserved_tdi}]
set_input_delay -add_delay -max -clock [get_clocks {main_clk_50}] 3.000 [get_ports {altera_reserved_tms}]
set_input_delay -add_delay -min -clock [get_clocks {main_clk_50}] 2.000 [get_ports {altera_reserved_tms}]
#**************************************************************
# Set Output Delay
#**************************************************************
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[0]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[1]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[2]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[3]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[4]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[5]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[6]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[7]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[8]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[9]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[10]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[11]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_ADDR[12]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_BA[0]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_BA[1]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_CAS_N}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_CKE}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_CS_N}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQM[0]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQM[1]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQM[2]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQM[3]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[0]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[1]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[2]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[3]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[4]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[5]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[6]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[7]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[8]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[9]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[10]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[11]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[12]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[13]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[14]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[15]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[16]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[17]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[18]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[19]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[20]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[21]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[22]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[23]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[24]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[25]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[26]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[27]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[28]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[29]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[30]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_DQ[31]}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_RAS_N}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_WE_N}]
set_output_delay -add_delay -clock [get_clocks {m_lab7_soc|sdram_pll|sd1|pll7|clk[0]}] 2.000 [get_ports {DRAM_CLK}]
set_output_delay -add_delay -clock [get_clocks {main_clk_50}] 2.000 [get_ports {LEDG[0]}]
set_output_delay -add_delay -clock [get_clocks {main_clk_50}] 2.000 [get_ports {LEDG[1]}]
set_output_delay -add_delay -clock [get_clocks {main_clk_50}] 2.000 [get_ports {LEDG[2]}]
set_output_delay -add_delay -clock [get_clocks {main_clk_50}] 2.000 [get_ports {LEDG[3]}]
set_output_delay -add_delay -clock [get_clocks {main_clk_50}] 2.000 [get_ports {LEDG[4]}]
set_output_delay -add_delay -clock [get_clocks {main_clk_50}] 2.000 [get_ports {LEDG[5]}]
set_output_delay -add_delay -clock [get_clocks {main_clk_50}] 2.000 [get_ports {LEDG[6]}]
set_output_delay -add_delay -clock [get_clocks {main_clk_50}] 2.000 [get_ports {LEDG[7]}]
set_output_delay -add_delay -clock [get_clocks {main_clk_50}] 2.000 [get_ports {altera_reserved_tdo}]
#**************************************************************
# Set Clock Groups
#**************************************************************
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]
set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]
#**************************************************************
# Set False Path
#**************************************************************
set_false_path -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn}]
set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}]
set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}]
set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}]
set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}]
set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}]
set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}]
#**************************************************************
# Set Multicycle Path
#**************************************************************
#**************************************************************
# Set Maximum Delay
#**************************************************************
#**************************************************************
# Set Minimum Delay
#**************************************************************
#**************************************************************
# Set Input Transition
#**************************************************************