Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Benchmarking/Feasibility Checking #32

Open
LSaldyt opened this issue Aug 3, 2019 · 0 comments
Open

Benchmarking/Feasibility Checking #32

LSaldyt opened this issue Aug 3, 2019 · 0 comments
Assignees
@LSaldyt
Labels
delay Will not address until this label is removed

Comments

@LSaldyt
Copy link
Owner

LSaldyt commented Aug 3, 2019

In addition to topology mapping (#31), Qurry should check that a given circuit, for instance, runs within decoherence time, and report statistics on things like gate depth. In the future, perhaps this will hook into an optimizer.. many good ones already exist, including those implemented in pyQUIL and in other Unitary projects
@LSaldyt LSaldyt self-assigned this Aug 5, 2019
@LSaldyt LSaldyt added the delay Will not address until this label is removed label Sep 13, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees

@LSaldyt LSaldyt

Labels
delay Will not address until this label is removed
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@LSaldyt