diff --git a/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/component.xml b/burn/ip/pulsegen_sync/component.xml
similarity index 88%
rename from burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/component.xml
rename to burn/ip/pulsegen_sync/component.xml
index b43ae69..cdc70e7 100644
--- a/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/component.xml
+++ b/burn/ip/pulsegen_sync/component.xml
@@ -1,8 +1,8 @@
 <?xml version="1.0" encoding="UTF-8"?>
 <spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
-  <spirit:vendor>user.org</spirit:vendor>
-  <spirit:library>user</spirit:library>
-  <spirit:name>pulsegen_sync</spirit:name>
+  <spirit:vendor>colindrewes.com</spirit:vendor>
+  <spirit:library>colindrewes</spirit:library>
+  <spirit:name>pulsegen_v</spirit:name>
   <spirit:version>1.0</spirit:version>
   <spirit:busInterfaces>
     <spirit:busInterface>
@@ -36,7 +36,7 @@
         <spirit:parameters>
           <spirit:parameter>
             <spirit:name>viewChecksum</spirit:name>
-            <spirit:value>8b34af51</spirit:value>
+            <spirit:value>b02efd88</spirit:value>
           </spirit:parameter>
         </spirit:parameters>
       </spirit:view>
@@ -52,7 +52,7 @@
         <spirit:parameters>
           <spirit:parameter>
             <spirit:name>viewChecksum</spirit:name>
-            <spirit:value>8b34af51</spirit:value>
+            <spirit:value>b02efd88</spirit:value>
           </spirit:parameter>
         </spirit:parameters>
       </spirit:view>
@@ -123,7 +123,7 @@
       <spirit:file>
         <spirit:name>pulsegen_v.v</spirit:name>
         <spirit:fileType>verilogSource</spirit:fileType>
-        <spirit:userFileType>CHECKSUM_8b34af51</spirit:userFileType>
+        <spirit:userFileType>CHECKSUM_b02efd88</spirit:userFileType>
       </spirit:file>
     </spirit:fileSet>
     <spirit:fileSet>
@@ -136,14 +136,14 @@
     <spirit:fileSet>
       <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
       <spirit:file>
-        <spirit:name>xgui/pulsegen_sync_v1_0.tcl</spirit:name>
+        <spirit:name>xgui/pulsegen_v_v1_0.tcl</spirit:name>
         <spirit:fileType>tclSource</spirit:fileType>
         <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
         <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
       </spirit:file>
     </spirit:fileSet>
   </spirit:fileSets>
-  <spirit:description>pulsegen_sync</spirit:description>
+  <spirit:description>pulsegen_v</spirit:description>
   <spirit:parameters>
     <spirit:parameter>
       <spirit:name>Component_Name</spirit:name>
@@ -177,19 +177,20 @@
       <xilinx:taxonomies>
         <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
       </xilinx:taxonomies>
-      <xilinx:displayName>pulsegen_sync</xilinx:displayName>
+      <xilinx:displayName>pulsegen_v</xilinx:displayName>
       <xilinx:definitionSource>package_project</xilinx:definitionSource>
-      <xilinx:coreRevision>3</xilinx:coreRevision>
-      <xilinx:coreCreationDateTime>2020-12-25T09:21:19Z</xilinx:coreCreationDateTime>
+      <xilinx:coreRevision>2</xilinx:coreRevision>
+      <xilinx:coreCreationDateTime>2022-05-11T23:35:22Z</xilinx:coreCreationDateTime>
       <xilinx:tags>
-        <xilinx:tag xilinx:name="user.org:user:pulsegen_v:1.0_ARCHIVE_LOCATION">/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new</xilinx:tag>
-        <xilinx:tag xilinx:name="user.org:user:pulsegen_sync:1.0_ARCHIVE_LOCATION">/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new</xilinx:tag>
+        <xilinx:tag xilinx:name="user.org:user:pulsegen_v:1.0_ARCHIVE_LOCATION">/data/cdrewes/Tunable-TDC/burn/ip/pulsegen_sync</xilinx:tag>
+        <xilinx:tag xilinx:name="colindrewes.com:user:pulsegen_v:1.0_ARCHIVE_LOCATION">/data/cdrewes/Tunable-TDC/burn/ip/pulsegen_sync</xilinx:tag>
+        <xilinx:tag xilinx:name="colindrewes.com:colindrewes:pulsegen_v:1.0_ARCHIVE_LOCATION">/data/cdrewes/Tunable-TDC/burn/ip/pulsegen_sync</xilinx:tag>
       </xilinx:tags>
     </xilinx:coreExtensions>
     <xilinx:packagingInfo>
       <xilinx:xilinxVersion>2018.2</xilinx:xilinxVersion>
       <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
-      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0da3b703"/>
+      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="39dc9a63"/>
       <xilinx:checksum xilinx:scope="ports" xilinx:value="b46e4eb5"/>
       <xilinx:checksum xilinx:scope="parameters" xilinx:value="d71b053b"/>
     </xilinx:packagingInfo>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v b/burn/ip/pulsegen_sync/pulsegen_v.v
similarity index 67%
rename from burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v
rename to burn/ip/pulsegen_sync/pulsegen_v.v
index b84d98b..7fb8c1f 100644
--- a/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v
+++ b/burn/ip/pulsegen_sync/pulsegen_v.v
@@ -22,33 +22,16 @@
 
 module pulsegen_v(
     input clk,
-    //input reset_in,
     output reg[7:0] O,
     output reg syncer
     );
     
 reg[1:0] count = 2'b00;
-//reg trigger = 1'b0;
-//reg reset = 1'b0;
-
-//always @(*) begin
-//    if (reset_in == 1'b1) begin
-//        trigger = 1'b1;
-//    end
-//end
 
 always @(posedge clk) begin
     count <= count + 1;
     O <= (count[1] == 1'b0) ? 8'b00000000 : 8'b00000001;
     syncer <= (count == 2'b10) ? 1'b1 : 1'b0;
-    //if (reset == 1'b1) begin 
-    //   trigger <= 1'b0;
-    //    reset <= 1'b0;
-    //end
-    //if (trigger == 1'b1 && count == 2'b10) begin
-    //    synced_reset <= 1'b1;
-    //    reset <= 1'b1;
-    //end
 end
  
 endmodule
diff --git a/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/xgui/pulsegen_v_v1_0.tcl b/burn/ip/pulsegen_sync/xgui/pulsegen_v_v1_0.tcl
similarity index 100%
rename from burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/xgui/pulsegen_v_v1_0.tcl
rename to burn/ip/pulsegen_sync/xgui/pulsegen_v_v1_0.tcl
diff --git a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/gui_handlers.wdf b/burn/ip/pulsegen_v/pulsegen_v.cache/wt/gui_handlers.wdf
deleted file mode 100644
index 2ebf2b5..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/gui_handlers.wdf
+++ /dev/null
@@ -1,60 +0,0 @@
-version:1
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f63616e63656c:34:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:626173656469616c6f675f6f6b:3138:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636d646d73676469616c6f675f6f6b:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:636f7265747265657461626c6570616e656c5f636f72655f747265655f7461626c65:33:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:63726561746573726366696c656469616c6f675f66696c655f6e616d65:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:646566696e656d6f64756c65736469616c6f675f646566696e655f6d6f64756c65735f616e645f737065636966795f696f5f706f727473:3136:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6578706f727472736274636c7363726970746469616c6f675f6175746f6d61746963616c6c795f6372656174655f746f705f64657369676e:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6578706f727472736274636c7363726970746469616c6f675f737065636966795f66696c65:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6670676163686f6f7365725f667067615f7461626c65:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:66696c6573657470616e656c5f66696c655f7365745f70616e656c5f74726565:3332:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:67657474696e6773746172746564766965775f6372656174655f6e65775f70726f6a656374:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:67657474696e6773746172746564766965775f6f70656e5f70726f6a656374:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f6465736372697074696f6e:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f646973706c61795f6e616d65:33:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f6c696272617279:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f6e616d65:35:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6964656e74696669636174696f6e636f6e74656e7470616e656c5f76656e646f72:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f636865636b706f696e74:34:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f65646974:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f6578706f7274:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f66696c65:3136:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f666c6f77:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f6970:36:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f6f70656e5f726563656e745f70726f6a656374:34:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f70726f6a656374:3135:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f7265706f727473:3136:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f746578745f656469746f72:36:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f746f6f6c73:3132:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e6d656e756d67725f77696e646f77:3134:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e746f6f6c6261726d67725f72756e:34:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6d61696e77696e6d656e756d67725f6c61796f7574:36:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:6e6577697077697a6172645f7061636b6167655f796f75725f63757272656e745f70726f6a6563745f757365:34:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6164645f736f7572636573:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6175746f5f7570646174655f68696572:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f646973636f6e6e6563745f7273625f70696e:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6578706f72745f62645f74636c:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f69705f7061636b616765725f77697a617264:35:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6e65775f66696c65:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6e65775f70726f6a656374:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f6f70656e5f70726f6a656374:33:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636f6d6d616e646e616d65735f72756e5f73796e746865736973:34:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706176696577735f636f6465:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706176696577735f7061636b6167655f6970:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7061636b61676572737465707370616e656c5f7061636b616765725f73746570735f6c697374:3134:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706c616e61686561647461625f726566726573685f69705f636174616c6f67:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:706f7274616e64696e7465726661636566616365747461626c655f706f72745f616e645f696e746572666163655f66616365745f7461626c65:36:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a6563746e616d6563686f6f7365725f63686f6f73655f70726f6a6563745f6c6f636174696f6e:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a6563746e616d6563686f6f7365725f6372656174655f70726f6a6563745f7375626469726563746f7279:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:70726f6a6563746e616d6563686f6f7365725f70726f6a6563745f6e616d65:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726576696577636f6e74656e7470616e656c5f7061636b6167655f6970:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:726576696577636f6e74656e7470616e656c5f72655f7061636b6167655f6970:34:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73726363686f6f73657270616e656c5f6164645f68646c5f616e645f6e65746c6973745f66696c65735f746f5f796f75725f70726f6a656374:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73726363686f6f73657270616e656c5f6164645f6f725f6372656174655f736f757263655f66696c65:31:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73726363686f6f73657270616e656c5f6372656174655f66696c65:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:7372636d656e755f69705f686965726172636879:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73796e7468657469636167657474696e6773746172746564766965775f726563656e745f70726f6a65637473:33:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d6275696c646572766965775f6164645f6970:32:00:00
-70726f6a656374:76697661646f5f75736167655c6775695f68616e646c657273:73797374656d6275696c646572766965775f70696e6e696e67:31:00:00
-eof:2193831575
diff --git a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/java_command_handlers.wdf b/burn/ip/pulsegen_v/pulsegen_v.cache/wt/java_command_handlers.wdf
deleted file mode 100644
index 0807d48..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/java_command_handlers.wdf
+++ /dev/null
@@ -1,14 +0,0 @@
-version:1
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:616464736f7572636573:32:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:636c6f736570726f6a656374:32:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:646973636f6e6e65637472736270696e:31:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6564697464656c657465:32:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6578706f727472736274636c736372697074:31:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:69707061636b6167657268616e646c6572:35:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:69707061636b6167657277697a61726468616e646c6572:35:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6e657766696c65:31:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6e657770726f6a656374:33:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:6f70656e70726f6a656374:34:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:72756e696d706c656d656e746174696f6e:33:00:00
-70726f6a656374:76697661646f5f75736167655c6a6176615f636f6d6d616e645f68616e646c657273:72756e73796e746865736973:34:00:00
-eof:1930426379
diff --git a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/project.wpc b/burn/ip/pulsegen_v/pulsegen_v.cache/wt/project.wpc
deleted file mode 100644
index 4e6ebcf..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/project.wpc
+++ /dev/null
@@ -1,3 +0,0 @@
-version:1
-6d6f64655f636f756e7465727c4755494d6f6465:10
-eof:
diff --git a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/synthesis.wdf b/burn/ip/pulsegen_v/pulsegen_v.cache/wt/synthesis.wdf
deleted file mode 100644
index ad43c90..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/synthesis.wdf
+++ /dev/null
@@ -1,39 +0,0 @@
-version:1
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d70617274:7863377a303230636c673430302d31:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e616d65:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d746f70:70756c736567656e5f76:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d696e636c7564655f64697273:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d67656e65726963:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d766572696c6f675f646566696e65:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d636f6e737472736574:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d7365755f70726f74656374:64656661756c743a3a6e6f6e65:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d666c617474656e5f686965726172636879:64656661756c743a3a72656275696c74:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d67617465645f636c6f636b5f636f6e76657273696f6e:64656661756c743a3a6f6666:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d646972656374697665:64656661756c743a3a64656661756c74:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d72746c:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d72746c5f736b69705f6970:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d72746c5f736b69705f636f6e73747261696e7473:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e6f5f6c63:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d62756667:64656661756c743a3a3132:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d66616e6f75745f6c696d6974:64656661756c743a3a3130303030:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73687265675f6d696e5f73697a65:64656661756c743a3a33:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6d6f6465:64656661756c743a3a64656661756c74:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d66736d5f65787472616374696f6e:64656661756c743a3a6175746f:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6b6565705f6571756976616c656e745f726567697374657273:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d7265736f757263655f73686172696e67:64656661756c743a3a6175746f:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d636173636164655f647370:64656661756c743a3a6175746f:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d636f6e74726f6c5f7365745f6f70745f7468726573686f6c64:64656661756c743a3a6175746f:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6d61785f6272616d:64656661756c743a3a2d31:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6d61785f7572616d:64656661756c743a3a2d31:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6d61785f647370:64656661756c743a3a2d31:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6d61785f6272616d5f636173636164655f686569676874:64656661756c743a3a2d31:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6d61785f7572616d5f636173636164655f686569676874:64656661756c743a3a2d31:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d726574696d696e67:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e6f5f73726c65787472616374:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d617373657274:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d6e6f5f74696d696e675f64726976656e:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c636f6d6d616e645f6c696e655f6f7074696f6e73:2d73666375:64656661756c743a3a5b6e6f745f7370656369666965645d:00:00
-73796e746865736973:73796e7468657369735c7573616765:656c6170736564:30303a30303a323773:00:00
-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f7065616b:313439372e3731314d42:00:00
-73796e746865736973:73796e7468657369735c7573616765:6d656d6f72795f6761696e:3238392e3834304d42:00:00
-eof:3760077666
diff --git a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/synthesis_details.wdf b/burn/ip/pulsegen_v/pulsegen_v.cache/wt/synthesis_details.wdf
deleted file mode 100644
index 78f8d66..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/synthesis_details.wdf
+++ /dev/null
@@ -1,3 +0,0 @@
-version:1
-73796e746865736973:73796e7468657369735c7573616765:686c735f6970:30:00:00
-eof:2511430288
diff --git a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/webtalk_pa.xml b/burn/ip/pulsegen_v/pulsegen_v.cache/wt/webtalk_pa.xml
deleted file mode 100644
index 8fc02ac..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.cache/wt/webtalk_pa.xml
+++ /dev/null
@@ -1,100 +0,0 @@
-<?xml version="1.0" encoding="UTF-8" ?>
-<document>
-<!--The data in this file is primarily intended for consumption by Xilinx tools.
-The structure and the elements are likely to change over the next few releases.
-This means code written to parse this file will need to be revisited each subsequent release.-->
-<application name="pa" timeStamp="Fri Dec 25 01:27:55 2020">
-<section name="Project Information" visible="false">
-<property name="ProjectID" value="ad87a7e32810406dbb664690f41609d8" type="ProjectID"/>
-<property name="ProjectIteration" value="4" type="ProjectIteration"/>
-</section>
-<section name="PlanAhead Usage" visible="true">
-<item name="Project Data">
-<property name="SrcSetCount" value="1" type="SrcSetCount"/>
-<property name="ConstraintSetCount" value="1" type="ConstraintSetCount"/>
-<property name="DesignMode" value="RTL" type="DesignMode"/>
-<property name="SynthesisStrategy" value="Vivado Synthesis Defaults" type="SynthesisStrategy"/>
-<property name="ImplStrategy" value="Vivado Implementation Defaults" type="ImplStrategy"/>
-</item>
-<item name="Java Command Handlers">
-<property name="AddSources" value="2" type="JavaHandler"/>
-<property name="CloseProject" value="2" type="JavaHandler"/>
-<property name="DisconnectRSBPin" value="1" type="JavaHandler"/>
-<property name="EditDelete" value="2" type="JavaHandler"/>
-<property name="ExportRSBTclScript" value="1" type="JavaHandler"/>
-<property name="IPPackagerHandler" value="5" type="JavaHandler"/>
-<property name="IPPackagerWizardHandler" value="5" type="JavaHandler"/>
-<property name="NewFile" value="1" type="JavaHandler"/>
-<property name="NewProject" value="3" type="JavaHandler"/>
-<property name="OpenProject" value="4" type="JavaHandler"/>
-<property name="RunImplementation" value="3" type="JavaHandler"/>
-<property name="RunSynthesis" value="4" type="JavaHandler"/>
-</item>
-<item name="Gui Handlers">
-<property name="BaseDialog_CANCEL" value="4" type="GuiHandlerData"/>
-<property name="BaseDialog_OK" value="18" type="GuiHandlerData"/>
-<property name="CmdMsgDialog_OK" value="2" type="GuiHandlerData"/>
-<property name="CoreTreeTablePanel_CORE_TREE_TABLE" value="3" type="GuiHandlerData"/>
-<property name="CreateSrcFileDialog_FILE_NAME" value="2" type="GuiHandlerData"/>
-<property name="DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS" value="16" type="GuiHandlerData"/>
-<property name="ExportRSBTclScriptDialog_AUTOMATICALLY_CREATE_TOP_DESIGN" value="1" type="GuiHandlerData"/>
-<property name="ExportRSBTclScriptDialog_SPECIFY_FILE" value="1" type="GuiHandlerData"/>
-<property name="FPGAChooser_FPGA_TABLE" value="1" type="GuiHandlerData"/>
-<property name="FileSetPanel_FILE_SET_PANEL_TREE" value="32" type="GuiHandlerData"/>
-<property name="GettingStartedView_CREATE_NEW_PROJECT" value="2" type="GuiHandlerData"/>
-<property name="GettingStartedView_OPEN_PROJECT" value="1" type="GuiHandlerData"/>
-<property name="IdentificationContentPanel_DESCRIPTION" value="2" type="GuiHandlerData"/>
-<property name="IdentificationContentPanel_DISPLAY_NAME" value="3" type="GuiHandlerData"/>
-<property name="IdentificationContentPanel_LIBRARY" value="2" type="GuiHandlerData"/>
-<property name="IdentificationContentPanel_NAME" value="5" type="GuiHandlerData"/>
-<property name="IdentificationContentPanel_VENDOR" value="2" type="GuiHandlerData"/>
-<property name="MainMenuMgr_CHECKPOINT" value="4" type="GuiHandlerData"/>
-<property name="MainMenuMgr_EDIT" value="2" type="GuiHandlerData"/>
-<property name="MainMenuMgr_EXPORT" value="2" type="GuiHandlerData"/>
-<property name="MainMenuMgr_FILE" value="16" type="GuiHandlerData"/>
-<property name="MainMenuMgr_FLOW" value="2" type="GuiHandlerData"/>
-<property name="MainMenuMgr_IP" value="6" type="GuiHandlerData"/>
-<property name="MainMenuMgr_OPEN_RECENT_PROJECT" value="4" type="GuiHandlerData"/>
-<property name="MainMenuMgr_PROJECT" value="15" type="GuiHandlerData"/>
-<property name="MainMenuMgr_REPORTS" value="16" type="GuiHandlerData"/>
-<property name="MainMenuMgr_TEXT_EDITOR" value="6" type="GuiHandlerData"/>
-<property name="MainMenuMgr_TOOLS" value="12" type="GuiHandlerData"/>
-<property name="MainMenuMgr_WINDOW" value="14" type="GuiHandlerData"/>
-<property name="MainToolbarMgr_RUN" value="4" type="GuiHandlerData"/>
-<property name="MainWinMenuMgr_LAYOUT" value="6" type="GuiHandlerData"/>
-<property name="NewIpWizard_PACKAGE_YOUR_CURRENT_PROJECT_USE" value="4" type="GuiHandlerData"/>
-<property name="PACommandNames_ADD_SOURCES" value="2" type="GuiHandlerData"/>
-<property name="PACommandNames_AUTO_UPDATE_HIER" value="2" type="GuiHandlerData"/>
-<property name="PACommandNames_DISCONNECT_RSB_PIN" value="1" type="GuiHandlerData"/>
-<property name="PACommandNames_EXPORT_BD_TCL" value="1" type="GuiHandlerData"/>
-<property name="PACommandNames_IP_PACKAGER_WIZARD" value="5" type="GuiHandlerData"/>
-<property name="PACommandNames_NEW_FILE" value="1" type="GuiHandlerData"/>
-<property name="PACommandNames_NEW_PROJECT" value="1" type="GuiHandlerData"/>
-<property name="PACommandNames_OPEN_PROJECT" value="3" type="GuiHandlerData"/>
-<property name="PACommandNames_RUN_SYNTHESIS" value="4" type="GuiHandlerData"/>
-<property name="PAViews_CODE" value="1" type="GuiHandlerData"/>
-<property name="PAViews_PACKAGE_IP" value="2" type="GuiHandlerData"/>
-<property name="PackagerStepsPanel_PACKAGER_STEPS_LIST" value="14" type="GuiHandlerData"/>
-<property name="PlanAheadTab_REFRESH_IP_CATALOG" value="1" type="GuiHandlerData"/>
-<property name="PortAndInterfaceFacetTable_PORT_AND_INTERFACE_FACET_TABLE" value="6" type="GuiHandlerData"/>
-<property name="ProjectNameChooser_CHOOSE_PROJECT_LOCATION" value="2" type="GuiHandlerData"/>
-<property name="ProjectNameChooser_CREATE_PROJECT_SUBDIRECTORY" value="2" type="GuiHandlerData"/>
-<property name="ProjectNameChooser_PROJECT_NAME" value="2" type="GuiHandlerData"/>
-<property name="ReviewContentPanel_PACKAGE_IP" value="2" type="GuiHandlerData"/>
-<property name="ReviewContentPanel_RE_PACKAGE_IP" value="4" type="GuiHandlerData"/>
-<property name="SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT" value="1" type="GuiHandlerData"/>
-<property name="SrcChooserPanel_ADD_OR_CREATE_SOURCE_FILE" value="1" type="GuiHandlerData"/>
-<property name="SrcChooserPanel_CREATE_FILE" value="2" type="GuiHandlerData"/>
-<property name="SrcMenu_IP_HIERARCHY" value="2" type="GuiHandlerData"/>
-<property name="SyntheticaGettingStartedView_RECENT_PROJECTS" value="3" type="GuiHandlerData"/>
-<property name="SystemBuilderView_ADD_IP" value="2" type="GuiHandlerData"/>
-<property name="SystemBuilderView_PINNING" value="1" type="GuiHandlerData"/>
-</item>
-<item name="Other">
-<property name="GuiMode" value="180" type="GuiMode"/>
-<property name="BatchMode" value="0" type="BatchMode"/>
-<property name="TclMode" value="165" type="TclMode"/>
-</item>
-</section>
-</application>
-</document>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.hw/pulsegen_v.lpr b/burn/ip/pulsegen_v/pulsegen_v.hw/pulsegen_v.lpr
deleted file mode 100644
index 4577eea..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.hw/pulsegen_v.lpr
+++ /dev/null
@@ -1,6 +0,0 @@
-<?xml version="1.0" encoding="UTF-8"?>
-<!-- Product Version: Vivado v2018.2 (64-bit)                     -->
-<!--                                                              -->
-<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.        -->
-
-<labtools version="1" minor="0"/>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_1.xml b/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_1.xml
deleted file mode 100644
index 951d257..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_1.xml
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<Runs Version="1" Minor="0">
-	<Run Id="synth_1" LaunchDir="/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
-</Runs>
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_2.xml b/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_2.xml
deleted file mode 100644
index 0a85373..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_2.xml
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<Runs Version="1" Minor="0">
-	<Run Id="impl_1" LaunchDir="/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design"/>
-</Runs>
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_3.xml b/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_3.xml
deleted file mode 100644
index 951d257..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_3.xml
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<Runs Version="1" Minor="0">
-	<Run Id="synth_1" LaunchDir="/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
-</Runs>
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_4.xml b/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_4.xml
deleted file mode 100644
index 0a85373..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_4.xml
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<Runs Version="1" Minor="0">
-	<Run Id="impl_1" LaunchDir="/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design"/>
-</Runs>
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_5.xml b/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_5.xml
deleted file mode 100644
index 951d257..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_5.xml
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<Runs Version="1" Minor="0">
-	<Run Id="synth_1" LaunchDir="/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
-</Runs>
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_6.xml b/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_6.xml
deleted file mode 100644
index 951d257..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_6.xml
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<Runs Version="1" Minor="0">
-	<Run Id="synth_1" LaunchDir="/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
-</Runs>
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_7.xml b/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_7.xml
deleted file mode 100644
index 0a85373..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/.jobs/vrs_config_7.xml
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<Runs Version="1" Minor="0">
-	<Run Id="impl_1" LaunchDir="/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design"/>
-</Runs>
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.Vivado_Implementation.queue.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.Vivado_Implementation.queue.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.init_design.begin.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.init_design.begin.rst
deleted file mode 100644
index 5c9bb5b..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.init_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="colin" Host="" Pid="17637">
-    </Process>
-</ProcessHandle>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.init_design.end.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.init_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.opt_design.begin.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.opt_design.begin.rst
deleted file mode 100644
index 5c9bb5b..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.opt_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="colin" Host="" Pid="17637">
-    </Process>
-</ProcessHandle>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.opt_design.end.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.opt_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.place_design.begin.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.place_design.begin.rst
deleted file mode 100644
index 5c9bb5b..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.place_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="colin" Host="" Pid="17637">
-    </Process>
-</ProcessHandle>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.place_design.end.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.place_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.route_design.begin.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.route_design.begin.rst
deleted file mode 100644
index 5c9bb5b..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.route_design.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command=".planAhead." Owner="colin" Host="" Pid="17637">
-    </Process>
-</ProcessHandle>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.route_design.end.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.route_design.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.vivado.begin.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.vivado.begin.rst
deleted file mode 100644
index 778db82..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.vivado.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="colin" Host="" Pid="17596">
-    </Process>
-</ProcessHandle>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.vivado.end.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/.vivado.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/ISEWrap.js b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/ISEWrap.js
deleted file mode 100755
index 8284d2d..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/ISEWrap.js
+++ /dev/null
@@ -1,244 +0,0 @@
-//
-//  Vivado(TM)
-//  ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6
-//  Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. 
-//
-
-// GLOBAL VARIABLES
-var ISEShell = new ActiveXObject( "WScript.Shell" );
-var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" );
-var ISERunDir = "";
-var ISELogFile = "runme.log";
-var ISELogFileStr = null;
-var ISELogEcho = true;
-var ISEOldVersionWSH = false;
-
-
-
-// BOOTSTRAP
-ISEInit();
-
-
-
-//
-// ISE FUNCTIONS
-//
-function ISEInit() {
-
-  // 1. RUN DIR setup
-  var ISEScrFP = WScript.ScriptFullName;
-  var ISEScrN = WScript.ScriptName;
-  ISERunDir = 
-    ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 );
-
-  // 2. LOG file setup
-  ISELogFileStr = ISEOpenFile( ISELogFile );
-
-  // 3. LOG echo?
-  var ISEScriptArgs = WScript.Arguments;
-  for ( var loopi=0; loopi<ISEScriptArgs.length; loopi++ ) {
-    if ( ISEScriptArgs(loopi) == "-quiet" ) {
-      ISELogEcho = false;
-      break;
-    }
-  }
-
-  // 4. WSH version check
-  var ISEOptimalVersionWSH = 5.6;
-  var ISECurrentVersionWSH = WScript.Version;
-  if ( ISECurrentVersionWSH < ISEOptimalVersionWSH ) {
-
-    ISEStdErr( "" );
-    ISEStdErr( "Warning: ExploreAhead works best with Microsoft WSH " +
-	       ISEOptimalVersionWSH + " or higher. Downloads" );
-    ISEStdErr( "         for upgrading your Windows Scripting Host can be found here: " );
-    ISEStdErr( "             http://msdn.microsoft.com/downloads/list/webdev.asp" );
-    ISEStdErr( "" );
-
-    ISEOldVersionWSH = true;
-  }
-
-}
-
-function ISEStep( ISEProg, ISEArgs ) {
-
-  // CHECK for a STOP FILE
-  if ( ISEFileSys.FileExists(ISERunDir + "/.stop.rst") ) {
-    ISEStdErr( "" );
-    ISEStdErr( "*** Halting run - EA reset detected ***" );
-    ISEStdErr( "" );
-    WScript.Quit( 1 );
-  }
-
-  // WRITE STEP HEADER to LOG
-  ISEStdOut( "" );
-  ISEStdOut( "*** Running " + ISEProg );
-  ISEStdOut( "    with args " + ISEArgs );
-  ISEStdOut( "" );
-
-  // LAUNCH!
-  var ISEExitCode = ISEExec( ISEProg, ISEArgs );  
-  if ( ISEExitCode != 0 ) {
-    WScript.Quit( ISEExitCode );
-  }
-
-}
-
-function ISEExec( ISEProg, ISEArgs ) {
-
-  var ISEStep = ISEProg;
-  if (ISEProg == "realTimeFpga" || ISEProg == "planAhead" || ISEProg == "vivado") {
-    ISEProg += ".bat";
-  }
-
-  var ISECmdLine = ISEProg + " " + ISEArgs;
-  var ISEExitCode = 1;
-
-  if ( ISEOldVersionWSH ) { // WSH 5.1
-
-    // BEGIN file creation
-    ISETouchFile( ISEStep, "begin" );
-
-    // LAUNCH!
-    ISELogFileStr.Close();
-    ISECmdLine = 
-      "%comspec% /c " + ISECmdLine + " >> " + ISELogFile + " 2>&1";
-    ISEExitCode = ISEShell.Run( ISECmdLine, 0, true );
-    ISELogFileStr = ISEOpenFile( ISELogFile );
-
-  } else {  // WSH 5.6
-
-    // LAUNCH!
-    ISEShell.CurrentDirectory = ISERunDir;
-
-    // Redirect STDERR to STDOUT
-    ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1";
-    var ISEProcess = ISEShell.Exec( ISECmdLine );
-    
-    // BEGIN file creation
-    var ISENetwork = WScript.CreateObject( "WScript.Network" );
-    var ISEHost = ISENetwork.ComputerName;
-    var ISEUser = ISENetwork.UserName;
-    var ISEPid = ISEProcess.ProcessID;
-    var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" );
-    ISEBeginFile.WriteLine( "<?xml version=\"1.0\"?>" );
-    ISEBeginFile.WriteLine( "<ProcessHandle Version=\"1\" Minor=\"0\">" );
-    ISEBeginFile.WriteLine( "    <Process Command=\"" + ISEProg + 
-			    "\" Owner=\"" + ISEUser + 
-			    "\" Host=\"" + ISEHost + 
-			    "\" Pid=\"" + ISEPid +
-			    "\">" );
-    ISEBeginFile.WriteLine( "    </Process>" );
-    ISEBeginFile.WriteLine( "</ProcessHandle>" );
-    ISEBeginFile.Close();
-    
-    var ISEOutStr = ISEProcess.StdOut;
-    var ISEErrStr = ISEProcess.StdErr;
-    
-    // WAIT for ISEStep to finish
-    while ( ISEProcess.Status == 0 ) {
-      
-      // dump stdout then stderr - feels a little arbitrary
-      while ( !ISEOutStr.AtEndOfStream ) {
-        ISEStdOut( ISEOutStr.ReadLine() );
-      }  
-      
-      WScript.Sleep( 100 );
-    }
-
-    ISEExitCode = ISEProcess.ExitCode;
-  }
-
-  ISELogFileStr.Close();
-
-  // END/ERROR file creation
-  if ( ISEExitCode != 0 ) {    
-    ISETouchFile( ISEStep, "error" );
-    
-  } else {
-    ISETouchFile( ISEStep, "end" );
-  }
-
-  return ISEExitCode;
-}
-
-
-//
-// UTILITIES
-//
-function ISEStdOut( ISELine ) {
-
-  ISELogFileStr.WriteLine( ISELine );
-  
-  if ( ISELogEcho ) {
-    WScript.StdOut.WriteLine( ISELine );
-  }
-}
-
-function ISEStdErr( ISELine ) {
-  
-  ISELogFileStr.WriteLine( ISELine );
-
-  if ( ISELogEcho ) {
-    WScript.StdErr.WriteLine( ISELine );
-  }
-}
-
-function ISETouchFile( ISERoot, ISEStatus ) {
-
-  var ISETFile = 
-    ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" );
-  ISETFile.Close();
-}
-
-function ISEOpenFile( ISEFilename ) {
-
-  // This function has been updated to deal with a problem seen in CR #870871.
-  // In that case the user runs a script that runs impl_1, and then turns around
-  // and runs impl_1 -to_step write_bitstream. That second run takes place in
-  // the same directory, which means we may hit some of the same files, and in
-  // particular, we will open the runme.log file. Even though this script closes
-  // the file (now), we see cases where a subsequent attempt to open the file
-  // fails. Perhaps the OS is slow to release the lock, or the disk comes into
-  // play? In any case, we try to work around this by first waiting if the file
-  // is already there for an arbitrary 5 seconds. Then we use a try-catch block
-  // and try to open the file 10 times with a one second delay after each attempt.
-  // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871.
-  // If there is an unrecognized exception when trying to open the file, we output
-  // an error message and write details to an exception.log file.
-  var ISEFullPath = ISERunDir + "/" + ISEFilename;
-  if (ISEFileSys.FileExists(ISEFullPath)) {
-    // File is already there. This could be a problem. Wait in case it is still in use.
-    WScript.Sleep(5000);
-  }
-  var i;
-  for (i = 0; i < 10; ++i) {
-    try {
-      return ISEFileSys.OpenTextFile(ISEFullPath, 8, true);
-    } catch (exception) {
-      var error_code = exception.number & 0xFFFF; // The other bits are a facility code.
-      if (error_code == 52) { // 52 is bad file name or number.
-        // Wait a second and try again.
-        WScript.Sleep(1000);
-        continue;
-      } else {
-        WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
-        var exceptionFilePath = ISERunDir + "/exception.log";
-        if (!ISEFileSys.FileExists(exceptionFilePath)) {
-          WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details.");
-          var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true);
-          exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
-          exceptionFile.WriteLine("\tException name: " + exception.name);
-          exceptionFile.WriteLine("\tException error code: " + error_code);
-          exceptionFile.WriteLine("\tException message: " + exception.message);
-          exceptionFile.Close();
-        }
-        throw exception;
-      }
-    }
-  }
-  // If we reached this point, we failed to open the file after 10 attempts.
-  // We need to error out.
-  WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath);
-  WScript.Quit(1);
-}
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/ISEWrap.sh b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/ISEWrap.sh
deleted file mode 100755
index e1a8f5d..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/ISEWrap.sh
+++ /dev/null
@@ -1,63 +0,0 @@
-#!/bin/sh
-
-#
-#  Vivado(TM)
-#  ISEWrap.sh: Vivado Runs Script for UNIX
-#  Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. 
-#
-
-HD_LOG=$1
-shift
-
-# CHECK for a STOP FILE
-if [ -f .stop.rst ]
-then
-echo ""                                        >> $HD_LOG
-echo "*** Halting run - EA reset detected ***" >> $HD_LOG
-echo ""                                        >> $HD_LOG
-exit 1
-fi
-
-ISE_STEP=$1
-shift
-
-# WRITE STEP HEADER to LOG
-echo ""                      >> $HD_LOG
-echo "*** Running $ISE_STEP" >> $HD_LOG
-echo "    with args $@"      >> $HD_LOG
-echo ""                      >> $HD_LOG
-
-# LAUNCH!
-$ISE_STEP "$@" >> $HD_LOG 2>&1 &
-
-# BEGIN file creation
-ISE_PID=$!
-if [ X != X$HOSTNAME ]
-then
-ISE_HOST=$HOSTNAME #bash
-else
-ISE_HOST=$HOST     #csh
-fi
-ISE_USER=$USER
-ISE_BEGINFILE=.$ISE_STEP.begin.rst
-/bin/touch $ISE_BEGINFILE
-echo "<?xml version=\"1.0\"?>"                                                                     >> $ISE_BEGINFILE
-echo "<ProcessHandle Version=\"1\" Minor=\"0\">"                                                   >> $ISE_BEGINFILE
-echo "    <Process Command=\"$ISE_STEP\" Owner=\"$ISE_USER\" Host=\"$ISE_HOST\" Pid=\"$ISE_PID\">" >> $ISE_BEGINFILE
-echo "    </Process>"                                                                              >> $ISE_BEGINFILE
-echo "</ProcessHandle>"                                                                            >> $ISE_BEGINFILE
-
-# WAIT for ISEStep to finish
-wait $ISE_PID
-
-# END/ERROR file creation
-RETVAL=$?
-if [ $RETVAL -eq 0 ]
-then
-    /bin/touch .$ISE_STEP.end.rst
-else
-    /bin/touch .$ISE_STEP.error.rst
-fi
-
-exit $RETVAL
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/gen_run.xml b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/gen_run.xml
deleted file mode 100644
index 71358a9..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/gen_run.xml
+++ /dev/null
@@ -1,108 +0,0 @@
-<?xml version="1.0" encoding="UTF-8"?>
-<GenRun Id="impl_1" LaunchPart="xc7z020clg400-1" LaunchTime="1608880997">
-  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
-  <File Type="BG-DRC" Name="pulsegen_v.drc"/>
-  <File Type="BG-BGN" Name="pulsegen_v.bgn"/>
-  <File Type="BITSTR-SYSDEF" Name="pulsegen_v.sysdef"/>
-  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
-  <File Type="BITSTR-LTX" Name="pulsegen_v.ltx"/>
-  <File Type="BITSTR-MMI" Name="pulsegen_v.mmi"/>
-  <File Type="BITSTR-BMM" Name="pulsegen_v_bd.bmm"/>
-  <File Type="BITSTR-NKY" Name="pulsegen_v.nky"/>
-  <File Type="BITSTR-RBT" Name="pulsegen_v.rbt"/>
-  <File Type="BITSTR-MSK" Name="pulsegen_v.msk"/>
-  <File Type="BG-BIN" Name="pulsegen_v.bin"/>
-  <File Type="BG-BIT" Name="pulsegen_v.bit"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="pulsegen_v_bus_skew_postroute_physopted.rpx"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="pulsegen_v_bus_skew_postroute_physopted.pb"/>
-  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="pulsegen_v_bus_skew_postroute_physopted.rpt"/>
-  <File Type="RDI-RDI" Name="pulsegen_v.vdi"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="pulsegen_v_timing_summary_postroute_physopted.rpx"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="pulsegen_v_timing_summary_postroute_physopted.pb"/>
-  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="pulsegen_v_timing_summary_postroute_physopted.rpt"/>
-  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="pulsegen_v_postroute_physopt_bb.dcp"/>
-  <File Type="POSTROUTE-PHYSOPT-DCP" Name="pulsegen_v_postroute_physopt.dcp"/>
-  <File Type="ROUTE-BUS-SKEW" Name="pulsegen_v_bus_skew_routed.rpt"/>
-  <File Type="ROUTE-CLK" Name="pulsegen_v_clock_utilization_routed.rpt"/>
-  <File Type="ROUTE-SIMILARITY" Name="pulsegen_v_incremental_reuse_routed.rpt"/>
-  <File Type="ROUTE-TIMING-RPX" Name="pulsegen_v_timing_summary_routed.rpx"/>
-  <File Type="ROUTE-TIMING-PB" Name="pulsegen_v_timing_summary_routed.pb"/>
-  <File Type="ROUTE-TIMINGSUMMARY" Name="pulsegen_v_timing_summary_routed.rpt"/>
-  <File Type="ROUTE-STATUS-PB" Name="pulsegen_v_route_status.pb"/>
-  <File Type="ROUTE-STATUS" Name="pulsegen_v_route_status.rpt"/>
-  <File Type="ROUTE-PWR-RPX" Name="pulsegen_v_power_routed.rpx"/>
-  <File Type="ROUTE-PWR-SUM" Name="pulsegen_v_power_summary_routed.pb"/>
-  <File Type="ROUTE-PWR" Name="pulsegen_v_power_routed.rpt"/>
-  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="pulsegen_v_methodology_drc_routed.pb"/>
-  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="pulsegen_v_methodology_drc_routed.rpx"/>
-  <File Type="ROUTE-METHODOLOGY-DRC" Name="pulsegen_v_methodology_drc_routed.rpt"/>
-  <File Type="ROUTE-DRC-RPX" Name="pulsegen_v_drc_routed.rpx"/>
-  <File Type="ROUTE-DRC-PB" Name="pulsegen_v_drc_routed.pb"/>
-  <File Type="ROUTE-DRC" Name="pulsegen_v_drc_routed.rpt"/>
-  <File Type="ROUTE-BLACKBOX-DCP" Name="pulsegen_v_routed_bb.dcp"/>
-  <File Type="ROUTE-DCP" Name="pulsegen_v_routed.dcp"/>
-  <File Type="ROUTE-ERROR-DCP" Name="pulsegen_v_routed_error.dcp"/>
-  <File Type="PHYSOPT-TIMING" Name="pulsegen_v_timing_summary_physopted.rpt"/>
-  <File Type="PHYSOPT-DRC" Name="pulsegen_v_drc_physopted.rpt"/>
-  <File Type="PHYSOPT-DCP" Name="pulsegen_v_physopt.dcp"/>
-  <File Type="POSTPLACE-PWROPT-TIMING" Name="pulsegen_v_timing_summary_postplace_pwropted.rpt"/>
-  <File Type="POSTPLACE-PWROPT-DCP" Name="pulsegen_v_postplace_pwropt.dcp"/>
-  <File Type="PLACE-TIMING" Name="pulsegen_v_timing_summary_placed.rpt"/>
-  <File Type="PLACE-PRE-SIMILARITY" Name="pulsegen_v_incremental_reuse_pre_placed.rpt"/>
-  <File Type="PLACE-SIMILARITY" Name="pulsegen_v_incremental_reuse_placed.rpt"/>
-  <File Type="PLACE-CTRL" Name="pulsegen_v_control_sets_placed.rpt"/>
-  <File Type="PLACE-UTIL-PB" Name="pulsegen_v_utilization_placed.pb"/>
-  <File Type="PLACE-UTIL" Name="pulsegen_v_utilization_placed.rpt"/>
-  <File Type="PLACE-CLK" Name="pulsegen_v_clock_utilization_placed.rpt"/>
-  <File Type="PLACE-IO" Name="pulsegen_v_io_placed.rpt"/>
-  <File Type="PLACE-DCP" Name="pulsegen_v_placed.dcp"/>
-  <File Type="PWROPT-TIMING" Name="pulsegen_v_timing_summary_pwropted.rpt"/>
-  <File Type="PWROPT-DRC" Name="pulsegen_v_drc_pwropted.rpt"/>
-  <File Type="PWROPT-DCP" Name="pulsegen_v_pwropt.dcp"/>
-  <File Type="OPT-TIMING" Name="pulsegen_v_timing_summary_opted.rpt"/>
-  <File Type="OPT-HWDEF" Name="pulsegen_v.hwdef"/>
-  <File Type="OPT-METHODOLOGY-DRC" Name="pulsegen_v_methodology_drc_opted.rpt"/>
-  <File Type="OPT-DRC" Name="pulsegen_v_drc_opted.rpt"/>
-  <File Type="OPT-DCP" Name="pulsegen_v_opt.dcp"/>
-  <File Type="INIT-TIMING" Name="pulsegen_v_timing_summary_init.rpt"/>
-  <File Type="ROUTE-BUS-SKEW-RPX" Name="pulsegen_v_bus_skew_routed.rpx"/>
-  <File Type="REPORTS-TCL" Name="pulsegen_v_reports.tcl"/>
-  <File Type="ROUTE-BUS-SKEW-PB" Name="pulsegen_v_bus_skew_routed.pb"/>
-  <File Type="PA-TCL" Name="pulsegen_v.tcl"/>
-  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
-    <Filter Type="Srcs"/>
-    <File Path="$PSRCDIR/sources_1/new/pulsegen_v.v">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
-    <File Path="$PSRCDIR/sources_1/new/component.xml">
-      <FileInfo SFType="IPXACT"/>
-    </File>
-    <Config>
-      <Option Name="DesignMode" Val="RTL"/>
-      <Option Name="TopModule" Val="pulsegen_v"/>
-      <Option Name="TopAutoSet" Val="TRUE"/>
-    </Config>
-  </FileSet>
-  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
-    <Filter Type="Constrs"/>
-    <Config>
-      <Option Name="ConstrsType" Val="XDC"/>
-    </Config>
-  </FileSet>
-  <Strategy Version="1" Minor="2">
-    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
-    <Step Id="init_design"/>
-    <Step Id="opt_design"/>
-    <Step Id="power_opt_design"/>
-    <Step Id="place_design"/>
-    <Step Id="post_place_power_opt_design"/>
-    <Step Id="phys_opt_design"/>
-    <Step Id="route_design"/>
-    <Step Id="post_route_phys_opt_design"/>
-    <Step Id="write_bitstream"/>
-  </Strategy>
-</GenRun>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/htr.txt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/htr.txt
deleted file mode 100644
index b4c7087..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/htr.txt
+++ /dev/null
@@ -1,9 +0,0 @@
-#
-# Vivado(TM)
-# htr.txt: a Vivado-generated description of how-to-repeat the
-#          the basic steps of a run.  Note that runme.bat/sh needs
-#          to be invoked for Vivado to track run status.
-# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-#
-
-vivado -log pulsegen_v.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pulsegen_v.tcl -notrace
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/init_design.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/init_design.pb
deleted file mode 100644
index 3b1ed8f..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/init_design.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/opt_design.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/opt_design.pb
deleted file mode 100644
index a230385..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/opt_design.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/place_design.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/place_design.pb
deleted file mode 100644
index 4d054c3..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/place_design.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/project.wdf b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/project.wdf
deleted file mode 100644
index e679594..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/project.wdf
+++ /dev/null
@@ -1,31 +0,0 @@
-version:1
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:32:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:566572696c6f67:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00
-5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3637643230663563383234333433643038353837316264656633383530323237:506172656e742050412070726f6a656374204944:00
-eof:3429047775
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v.tcl b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v.tcl
deleted file mode 100644
index 7a70812..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v.tcl
+++ /dev/null
@@ -1,151 +0,0 @@
-# 
-# Report generation script generated by Vivado
-# 
-
-proc create_report { reportName command } {
-  set status "."
-  append status $reportName ".fail"
-  if { [file exists $status] } {
-    eval file delete [glob $status]
-  }
-  send_msg_id runtcl-4 info "Executing : $command"
-  set retval [eval catch { $command } msg]
-  if { $retval != 0 } {
-    set fp [open $status w]
-    close $fp
-    send_msg_id runtcl-5 warning "$msg"
-  }
-}
-proc start_step { step } {
-  set stopFile ".stop.rst"
-  if {[file isfile .stop.rst]} {
-    puts ""
-    puts "*** Halting run - EA reset detected ***"
-    puts ""
-    puts ""
-    return -code error
-  }
-  set beginFile ".$step.begin.rst"
-  set platform "$::tcl_platform(platform)"
-  set user "$::tcl_platform(user)"
-  set pid [pid]
-  set host ""
-  if { [string equal $platform unix] } {
-    if { [info exist ::env(HOSTNAME)] } {
-      set host $::env(HOSTNAME)
-    }
-  } else {
-    if { [info exist ::env(COMPUTERNAME)] } {
-      set host $::env(COMPUTERNAME)
-    }
-  }
-  set ch [open $beginFile w]
-  puts $ch "<?xml version=\"1.0\"?>"
-  puts $ch "<ProcessHandle Version=\"1\" Minor=\"0\">"
-  puts $ch "    <Process Command=\".planAhead.\" Owner=\"$user\" Host=\"$host\" Pid=\"$pid\">"
-  puts $ch "    </Process>"
-  puts $ch "</ProcessHandle>"
-  close $ch
-}
-
-proc end_step { step } {
-  set endFile ".$step.end.rst"
-  set ch [open $endFile w]
-  close $ch
-}
-
-proc step_failed { step } {
-  set endFile ".$step.error.rst"
-  set ch [open $endFile w]
-  close $ch
-}
-
-
-start_step init_design
-set ACTIVE_STEP init_design
-set rc [catch {
-  create_msg_db init_design.pb
-  create_project -in_memory -part xc7z020clg400-1
-  set_property design_mode GateLvl [current_fileset]
-  set_param project.singleFileAddWarning.threshold 0
-  set_property webtalk.parent_dir /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.cache/wt [current_project]
-  set_property parent.project_path /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.xpr [current_project]
-  set_property ip_repo_paths /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new [current_project]
-  set_property ip_output_repo /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.cache/ip [current_project]
-  set_property ip_cache_permissions {read write} [current_project]
-  add_files -quiet /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.dcp
-  link_design -top pulsegen_v -part xc7z020clg400-1
-  close_msg_db -file init_design.pb
-} RESULT]
-if {$rc} {
-  step_failed init_design
-  return -code error $RESULT
-} else {
-  end_step init_design
-  unset ACTIVE_STEP 
-}
-
-start_step opt_design
-set ACTIVE_STEP opt_design
-set rc [catch {
-  create_msg_db opt_design.pb
-  opt_design 
-  write_checkpoint -force pulsegen_v_opt.dcp
-  create_report "impl_1_opt_report_drc_0" "report_drc -file pulsegen_v_drc_opted.rpt -pb pulsegen_v_drc_opted.pb -rpx pulsegen_v_drc_opted.rpx"
-  close_msg_db -file opt_design.pb
-} RESULT]
-if {$rc} {
-  step_failed opt_design
-  return -code error $RESULT
-} else {
-  end_step opt_design
-  unset ACTIVE_STEP 
-}
-
-start_step place_design
-set ACTIVE_STEP place_design
-set rc [catch {
-  create_msg_db place_design.pb
-  if { [llength [get_debug_cores -quiet] ] > 0 }  { 
-    implement_debug_core 
-  } 
-  place_design 
-  write_checkpoint -force pulsegen_v_placed.dcp
-  create_report "impl_1_place_report_io_0" "report_io -file pulsegen_v_io_placed.rpt"
-  create_report "impl_1_place_report_utilization_0" "report_utilization -file pulsegen_v_utilization_placed.rpt -pb pulsegen_v_utilization_placed.pb"
-  create_report "impl_1_place_report_control_sets_0" "report_control_sets -verbose -file pulsegen_v_control_sets_placed.rpt"
-  close_msg_db -file place_design.pb
-} RESULT]
-if {$rc} {
-  step_failed place_design
-  return -code error $RESULT
-} else {
-  end_step place_design
-  unset ACTIVE_STEP 
-}
-
-start_step route_design
-set ACTIVE_STEP route_design
-set rc [catch {
-  create_msg_db route_design.pb
-  route_design 
-  write_checkpoint -force pulsegen_v_routed.dcp
-  create_report "impl_1_route_report_drc_0" "report_drc -file pulsegen_v_drc_routed.rpt -pb pulsegen_v_drc_routed.pb -rpx pulsegen_v_drc_routed.rpx"
-  create_report "impl_1_route_report_methodology_0" "report_methodology -file pulsegen_v_methodology_drc_routed.rpt -pb pulsegen_v_methodology_drc_routed.pb -rpx pulsegen_v_methodology_drc_routed.rpx"
-  create_report "impl_1_route_report_power_0" "report_power -file pulsegen_v_power_routed.rpt -pb pulsegen_v_power_summary_routed.pb -rpx pulsegen_v_power_routed.rpx"
-  create_report "impl_1_route_report_route_status_0" "report_route_status -file pulsegen_v_route_status.rpt -pb pulsegen_v_route_status.pb"
-  create_report "impl_1_route_report_timing_summary_0" "report_timing_summary -max_paths 10 -file pulsegen_v_timing_summary_routed.rpt -pb pulsegen_v_timing_summary_routed.pb -rpx pulsegen_v_timing_summary_routed.rpx -warn_on_violation "
-  create_report "impl_1_route_report_incremental_reuse_0" "report_incremental_reuse -file pulsegen_v_incremental_reuse_routed.rpt"
-  create_report "impl_1_route_report_clock_utilization_0" "report_clock_utilization -file pulsegen_v_clock_utilization_routed.rpt"
-  create_report "impl_1_route_report_bus_skew_0" "report_bus_skew -warn_on_violation -file pulsegen_v_bus_skew_routed.rpt -pb pulsegen_v_bus_skew_routed.pb -rpx pulsegen_v_bus_skew_routed.rpx"
-  close_msg_db -file route_design.pb
-} RESULT]
-if {$rc} {
-  write_checkpoint -force pulsegen_v_routed_error.dcp
-  step_failed route_design
-  return -code error $RESULT
-} else {
-  end_step route_design
-  unset ACTIVE_STEP 
-}
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v.vdi b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v.vdi
deleted file mode 100644
index e027b6e..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v.vdi
+++ /dev/null
@@ -1,424 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2018.2 (64-bit)
-# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
-# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
-# Start of session at: Thu Dec 24 23:23:21 2020
-# Process ID: 17637
-# Current directory: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1
-# Command line: vivado -log pulsegen_v.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pulsegen_v.tcl -notrace
-# Log file: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v.vdi
-# Journal file: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/vivado.jou
-#-----------------------------------------------------------
-source pulsegen_v.tcl -notrace
-Command: link_design -top pulsegen_v -part xc7z020clg400-1
-Design is defaulting to srcset: sources_1
-Design is defaulting to constrset: constrs_1
-INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-479] Netlist was created with Vivado 2018.2
-INFO: [Device 21-403] Loading part xc7z020clg400-1
-INFO: [Project 1-570] Preparing netlist for logic optimization
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
-link_design completed successfully
-link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1485.812 ; gain = 273.438 ; free physical = 630 ; free virtual = 33081
-Command: opt_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
-Running DRC as a precondition to command opt_design
-
-Starting DRC Task
-INFO: [DRC 23-27] Running DRC with 8 threads
-INFO: [Project 1-461] DRC finished with 0 Errors
-INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
-
-Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1580.844 ; gain = 95.031 ; free physical = 565 ; free virtual = 33013
-
-Starting Cache Timing Information Task
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Ending Cache Timing Information Task | Checksum: 6b677f95
-
-Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1985.406 ; gain = 404.562 ; free physical = 268 ; free virtual = 32718
-
-Starting Logic Optimization Task
-
-Phase 1 Retarget
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-INFO: [Opt 31-49] Retargeted 0 cell(s).
-Phase 1 Retarget | Checksum: 6b677f95
-
-Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
-INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
-
-Phase 2 Constant propagation
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-Phase 2 Constant propagation | Checksum: 6b677f95
-
-Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
-INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
-
-Phase 3 Sweep
-Phase 3 Sweep | Checksum: 6b677f95
-
-Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
-INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
-
-Phase 4 BUFG optimization
-Phase 4 BUFG optimization | Checksum: 6b677f95
-
-Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
-INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
-
-Phase 5 Shift Register Optimization
-Phase 5 Shift Register Optimization | Checksum: 6b677f95
-
-Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
-INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
-
-Phase 6 Post Processing Netlist
-Phase 6 Post Processing Netlist | Checksum: 6b677f95
-
-Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
-INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
-
-Starting Connectivity Check Task
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
-Ending Logic Optimization Task | Checksum: 6b677f95
-
-Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
-
-Starting Power Optimization Task
-INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
-Ending Power Optimization Task | Checksum: 6b677f95
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
-
-Starting Final Cleanup Task
-Ending Final Cleanup Task | Checksum: 6b677f95
-
-Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.406 ; gain = 0.000 ; free physical = 268 ; free virtual = 32717
-INFO: [Common 17-83] Releasing license: Implementation
-22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
-opt_design completed successfully
-opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1985.406 ; gain = 499.594 ; free physical = 268 ; free virtual = 32717
-WARNING: [Constraints 18-5210] No constraint will be written out.
-INFO: [Common 17-1381] The checkpoint '/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_opt.dcp' has been generated.
-INFO: [runtcl-4] Executing : report_drc -file pulsegen_v_drc_opted.rpt -pb pulsegen_v_drc_opted.pb -rpx pulsegen_v_drc_opted.rpx
-Command: report_drc -file pulsegen_v_drc_opted.rpt -pb pulsegen_v_drc_opted.pb -rpx pulsegen_v_drc_opted.rpx
-INFO: [IP_Flow 19-234] Refreshing IP repositories
-INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new'.
-INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/colin/Xilinx/Vivado/2018.2/data/ip'.
-INFO: [DRC 23-27] Running DRC with 8 threads
-INFO: [Coretcl 2-168] The results of DRC are in file /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.rpt.
-report_drc completed successfully
-report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2060.742 ; gain = 43.320 ; free physical = 214 ; free virtual = 32674
-Command: place_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
-INFO: [DRC 23-27] Running DRC with 8 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-Running DRC as a precondition to command place_design
-INFO: [DRC 23-27] Running DRC with 8 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-
-Starting Placer Task
-INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
-
-Phase 1 Placer Initialization
-
-Phase 1.1 Placer Initialization Netlist Sorting
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.742 ; gain = 0.000 ; free physical = 210 ; free virtual = 32671
-Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 691c43b1
-
-Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2063.742 ; gain = 0.000 ; free physical = 210 ; free virtual = 32671
-Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.742 ; gain = 0.000 ; free physical = 210 ; free virtual = 32671
-
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17826bee5
-
-Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.754 ; gain = 41.012 ; free physical = 206 ; free virtual = 32670
-
-Phase 1.3 Build Placer Netlist Model
-Phase 1.3 Build Placer Netlist Model | Checksum: 26f7aab94
-
-Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.754 ; gain = 41.012 ; free physical = 206 ; free virtual = 32670
-
-Phase 1.4 Constrain Clocks/Macros
-Phase 1.4 Constrain Clocks/Macros | Checksum: 26f7aab94
-
-Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.754 ; gain = 41.012 ; free physical = 206 ; free virtual = 32670
-Phase 1 Placer Initialization | Checksum: 26f7aab94
-
-Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.754 ; gain = 41.012 ; free physical = 206 ; free virtual = 32670
-
-Phase 2 Global Placement
-
-Phase 2.1 Floorplanning
-Phase 2.1 Floorplanning | Checksum: 26f7aab94
-
-Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2104.754 ; gain = 41.012 ; free physical = 204 ; free virtual = 32668
-WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
-Phase 2 Global Placement | Checksum: 1c49c0887
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 189 ; free virtual = 32654
-
-Phase 3 Detail Placement
-
-Phase 3.1 Commit Multi Column Macros
-Phase 3.1 Commit Multi Column Macros | Checksum: 1c49c0887
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 189 ; free virtual = 32654
-
-Phase 3.2 Commit Most Macros & LUTRAMs
-Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e5eeba96
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 189 ; free virtual = 32654
-
-Phase 3.3 Area Swap Optimization
-Phase 3.3 Area Swap Optimization | Checksum: 1c49c0887
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 188 ; free virtual = 32654
-
-Phase 3.4 Pipeline Register Optimization
-Phase 3.4 Pipeline Register Optimization | Checksum: 1c49c0887
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 188 ; free virtual = 32654
-
-Phase 3.5 Small Shape Detail Placement
-Phase 3.5 Small Shape Detail Placement | Checksum: 11c76aecc
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 185 ; free virtual = 32650
-
-Phase 3.6 Re-assign LUT pins
-Phase 3.6 Re-assign LUT pins | Checksum: 11c76aecc
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 185 ; free virtual = 32650
-
-Phase 3.7 Pipeline Register Optimization
-Phase 3.7 Pipeline Register Optimization | Checksum: 11c76aecc
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 185 ; free virtual = 32650
-Phase 3 Detail Placement | Checksum: 11c76aecc
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 185 ; free virtual = 32650
-
-Phase 4 Post Placement Optimization and Clean-Up
-
-Phase 4.1 Post Commit Optimization
-Phase 4.1 Post Commit Optimization | Checksum: 11c76aecc
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 185 ; free virtual = 32650
-
-Phase 4.2 Post Placement Cleanup
-Phase 4.2 Post Placement Cleanup | Checksum: 11c76aecc
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 186 ; free virtual = 32651
-
-Phase 4.3 Placer Reporting
-Phase 4.3 Placer Reporting | Checksum: 11c76aecc
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 186 ; free virtual = 32651
-
-Phase 4.4 Final Placement Cleanup
-Phase 4.4 Final Placement Cleanup | Checksum: a397bd22
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 186 ; free virtual = 32651
-Phase 4 Post Placement Optimization and Clean-Up | Checksum: a397bd22
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 186 ; free virtual = 32651
-Ending Placer Task | Checksum: 363e4a43
-
-Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.809 ; gain = 153.066 ; free physical = 202 ; free virtual = 32668
-INFO: [Common 17-83] Releasing license: Implementation
-39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
-place_design completed successfully
-WARNING: [Constraints 18-5210] No constraint will be written out.
-Writing placer database...
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2216.809 ; gain = 0.000 ; free physical = 200 ; free virtual = 32667
-INFO: [Common 17-1381] The checkpoint '/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_placed.dcp' has been generated.
-INFO: [runtcl-4] Executing : report_io -file pulsegen_v_io_placed.rpt
-report_io: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2216.809 ; gain = 0.000 ; free physical = 192 ; free virtual = 32658
-INFO: [runtcl-4] Executing : report_utilization -file pulsegen_v_utilization_placed.rpt -pb pulsegen_v_utilization_placed.pb
-report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2216.809 ; gain = 0.000 ; free physical = 197 ; free virtual = 32667
-INFO: [runtcl-4] Executing : report_control_sets -verbose -file pulsegen_v_control_sets_placed.rpt
-report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2216.809 ; gain = 0.000 ; free physical = 197 ; free virtual = 32667
-Command: route_design
-Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
-INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
-Running DRC as a precondition to command route_design
-INFO: [DRC 23-27] Running DRC with 8 threads
-INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
-INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
-
-
-Starting Routing Task
-INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
-Checksum: PlaceDB: be0f21a ConstDB: 0 ShapeSum: 2a5d5829 RouteDB: 0
-
-Phase 1 Build RT Design
-Phase 1 Build RT Design | Checksum: 1d809f0ef
-
-Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2259.559 ; gain = 42.750 ; free physical = 160 ; free virtual = 32501
-Post Restoration Checksum: NetGraph: f1a99fb2 NumContArr: e660513d Constraints: 0 Timing: 0
-
-Phase 2 Router Initialization
-INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.
-
-Phase 2.1 Fix Topology Constraints
-Phase 2.1 Fix Topology Constraints | Checksum: 1d809f0ef
-
-Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2266.547 ; gain = 49.738 ; free physical = 137 ; free virtual = 32474
-
-Phase 2.2 Pre Route Cleanup
-Phase 2.2 Pre Route Cleanup | Checksum: 1d809f0ef
-
-Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2266.547 ; gain = 49.738 ; free physical = 137 ; free virtual = 32474
- Number of Nodes with overlaps = 0
-Phase 2 Router Initialization | Checksum: 13fff9d78
-
-Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 165 ; free virtual = 32443
-
-Phase 3 Initial Routing
- Number of Nodes with overlaps = 0
-Phase 3 Initial Routing | Checksum: 96e098fa
-
-Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
-
-Phase 4 Rip-up And Reroute
-
-Phase 4.1 Global Iteration 0
-Phase 4.1 Global Iteration 0 | Checksum: 96e098fa
-
-Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
-Phase 4 Rip-up And Reroute | Checksum: 96e098fa
-
-Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
-
-Phase 5 Delay and Skew Optimization
-Phase 5 Delay and Skew Optimization | Checksum: 96e098fa
-
-Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
-
-Phase 6 Post Hold Fix
-
-Phase 6.1 Hold Fix Iter
-Phase 6.1 Hold Fix Iter | Checksum: 96e098fa
-
-Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
-Phase 6 Post Hold Fix | Checksum: 96e098fa
-
-Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
-
-Phase 7 Route finalize
-
-Router Utilization Summary
-  Global Vertical Routing Utilization    = 0.000362431 %
-  Global Horizontal Routing Utilization  = 0.00025355 %
-  Routable Net Status*
-  *Does not include unroutable nets such as driverless and loadless.
-  Run report_route_status for detailed report.
-  Number of Failed Nets               = 0
-  Number of Unrouted Nets             = 0
-  Number of Partially Routed Nets     = 0
-  Number of Node Overlaps             = 0
-
-Congestion Report
-North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
-South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
-East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
-West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
-
-------------------------------
-Reporting congestion hotspots
-------------------------------
-Direction: North
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: South
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: East
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-Direction: West
-----------------
-Congested clusters found at Level 0
-Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
-
-Phase 7 Route finalize | Checksum: 96e098fa
-
-Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 166 ; free virtual = 32444
-
-Phase 8 Verifying routed nets
-
- Verification completed successfully
-Phase 8 Verifying routed nets | Checksum: 96e098fa
-
-Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
-
-Phase 9 Depositing Routes
-Phase 9 Depositing Routes | Checksum: 3d9d23af
-
-Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 167 ; free virtual = 32445
-INFO: [Route 35-16] Router Completed Successfully
-
-Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 200 ; free virtual = 32478
-
-Routing Is Done.
-INFO: [Common 17-83] Releasing license: Implementation
-51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
-route_design completed successfully
-route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2279.602 ; gain = 62.793 ; free physical = 200 ; free virtual = 32478
-WARNING: [Constraints 18-5210] No constraint will be written out.
-Writing placer database...
-Writing XDEF routing.
-Writing XDEF routing logical nets.
-Writing XDEF routing special nets.
-Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2279.602 ; gain = 0.000 ; free physical = 199 ; free virtual = 32478
-INFO: [Common 17-1381] The checkpoint '/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_routed.dcp' has been generated.
-INFO: [runtcl-4] Executing : report_drc -file pulsegen_v_drc_routed.rpt -pb pulsegen_v_drc_routed.pb -rpx pulsegen_v_drc_routed.rpx
-Command: report_drc -file pulsegen_v_drc_routed.rpt -pb pulsegen_v_drc_routed.pb -rpx pulsegen_v_drc_routed.rpx
-INFO: [DRC 23-27] Running DRC with 8 threads
-INFO: [Coretcl 2-168] The results of DRC are in file /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.rpt.
-report_drc completed successfully
-INFO: [runtcl-4] Executing : report_methodology -file pulsegen_v_methodology_drc_routed.rpt -pb pulsegen_v_methodology_drc_routed.pb -rpx pulsegen_v_methodology_drc_routed.rpx
-Command: report_methodology -file pulsegen_v_methodology_drc_routed.rpt -pb pulsegen_v_methodology_drc_routed.pb -rpx pulsegen_v_methodology_drc_routed.rpx
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-INFO: [DRC 23-133] Running Methodology with 8 threads
-INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.rpt.
-report_methodology completed successfully
-INFO: [runtcl-4] Executing : report_power -file pulsegen_v_power_routed.rpt -pb pulsegen_v_power_summary_routed.pb -rpx pulsegen_v_power_routed.rpx
-Command: report_power -file pulsegen_v_power_routed.rpt -pb pulsegen_v_power_summary_routed.pb -rpx pulsegen_v_power_routed.rpx
-WARNING: [Power 33-232] No user defined clocks were found in the design!
-Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
-INFO: [Timing 38-35] Done setting XDC timing constraints.
-Running Vector-less Activity Propagation...
-
-Finished Running Vector-less Activity Propagation
-62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
-report_power completed successfully
-INFO: [runtcl-4] Executing : report_route_status -file pulsegen_v_route_status.rpt -pb pulsegen_v_route_status.pb
-INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pulsegen_v_timing_summary_routed.rpt -pb pulsegen_v_timing_summary_routed.pb -rpx pulsegen_v_timing_summary_routed.rpx -warn_on_violation 
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
-WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
-INFO: [runtcl-4] Executing : report_incremental_reuse -file pulsegen_v_incremental_reuse_routed.rpt
-INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
-INFO: [runtcl-4] Executing : report_clock_utilization -file pulsegen_v_clock_utilization_routed.rpt
-INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pulsegen_v_bus_skew_routed.rpt -pb pulsegen_v_bus_skew_routed.pb -rpx pulsegen_v_bus_skew_routed.rpx
-INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
-INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
-INFO: [Common 17-206] Exiting Vivado at Thu Dec 24 23:25:58 2020...
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_bus_skew_routed.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_bus_skew_routed.pb
deleted file mode 100644
index 3390588..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_bus_skew_routed.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_bus_skew_routed.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_bus_skew_routed.rpt
deleted file mode 100644
index bcfb595..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_bus_skew_routed.rpt
+++ /dev/null
@@ -1,15 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Thu Dec 24 23:25:57 2020
-| Host         : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command      : report_bus_skew -warn_on_violation -file pulsegen_v_bus_skew_routed.rpt -pb pulsegen_v_bus_skew_routed.pb -rpx pulsegen_v_bus_skew_routed.rpx
-| Design       : pulsegen_v
-| Device       : 7z020-clg400
-| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Bus Skew Report
-
-No bus skew constraints
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_bus_skew_routed.rpx b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_bus_skew_routed.rpx
deleted file mode 100644
index 1d835a9..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_bus_skew_routed.rpx and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_clock_utilization_routed.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_clock_utilization_routed.rpt
deleted file mode 100644
index d0b15b7..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_clock_utilization_routed.rpt
+++ /dev/null
@@ -1,145 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Thu Dec 24 23:25:57 2020
-| Host         : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command      : report_clock_utilization -file pulsegen_v_clock_utilization_routed.rpt
-| Design       : pulsegen_v
-| Device       : 7z020-clg400
-| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------
-
-Clock Utilization Report
-
-Table of Contents
------------------
-1. Clock Primitive Utilization
-2. Global Clock Resources
-3. Global Clock Source Details
-4. Clock Regions: Key Resource Utilization
-5. Clock Regions : Global Clock Summary
-6. Device Cell Placement Summary for Global Clock g0
-7. Clock Region Cell Placement per Global Clock: Region X0Y0
-
-1. Clock Primitive Utilization
-------------------------------
-
-+----------+------+-----------+-----+--------------+--------+
-| Type     | Used | Available | LOC | Clock Region | Pblock |
-+----------+------+-----------+-----+--------------+--------+
-| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
-| BUFH     |    0 |        72 |   0 |            0 |      0 |
-| BUFIO    |    0 |        16 |   0 |            0 |      0 |
-| BUFMR    |    0 |         8 |   0 |            0 |      0 |
-| BUFR     |    0 |        16 |   0 |            0 |      0 |
-| MMCM     |    0 |         4 |   0 |            0 |      0 |
-| PLL      |    0 |         4 |   0 |            0 |      0 |
-+----------+------+-----------+-----+--------------+--------+
-
-
-2. Global Clock Resources
--------------------------
-
-+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
-| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin           | Net           |
-+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
-| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 1 |           3 |               0 |              |       | clk_IBUF_BUFG_inst/O | clk_IBUF_BUFG |
-+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+----------------------+---------------+
-* Clock Loads column represents the clock pin loads (pin count)
-** Non-Clock Loads column represents the non-clock pin loads (pin count)
-
-
-3. Global Clock Source Details
-------------------------------
-
-+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
-| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin      | Net      |
-+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
-| src0      | g0        | IBUF/O          | None       | IOB_X0Y28 | X0Y0         |           1 |               0 |                     |              | clk_IBUF_inst/O | clk_IBUF |
-+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------+----------+
-* Clock Loads column represents the clock pin loads (pin count)
-** Non-Clock Loads column represents the non-clock pin loads (pin count)
-
-
-4. Clock Regions: Key Resource Utilization
-------------------------------------------
-
-+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
-|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
-+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
-| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
-+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
-| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    3 |  2500 |    3 |  1000 |    0 |    60 |    0 |    30 |    0 |    60 |
-| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3200 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
-| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
-| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
-| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
-| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
-+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
-* Global Clock column represents track count; while other columns represents cell counts
-
-
-5. Clock Regions : Global Clock Summary
----------------------------------------
-
-All Modules
-+----+----+----+
-|    | X0 | X1 |
-+----+----+----+
-| Y2 |  0 |  0 |
-| Y1 |  0 |  0 |
-| Y0 |  1 |  0 |
-+----+----+----+
-
-
-6. Device Cell Placement Summary for Global Clock g0
-----------------------------------------------------
-
-+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
-| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
-+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
-| g0        | BUFG/O          | n/a               |       |             |               |           3 |        0 |              0 |        0 | clk_IBUF_BUFG |
-+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
-* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
-** IO Loads column represents load cell count of IO types
-*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
-**** GT Loads column represents load cell count of GT types
-
-
-+----+----+----+
-|    | X0 | X1 |
-+----+----+----+
-| Y2 |  0 |  0 |
-| Y1 |  0 |  0 |
-| Y0 |  3 |  0 |
-+----+----+----+
-
-
-7. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------
-
-+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
-| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
-+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
-| g0        | n/a   | BUFG/O          | None       |           3 |               0 |  3 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
-+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
-* Clock Loads column represents the clock pin loads (pin count)
-** Non-Clock Loads column represents the non-clock pin loads (pin count)
-*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
-
-
-
-# Location of BUFG Primitives 
-set_property LOC BUFGCTRL_X0Y0 [get_cells clk_IBUF_BUFG_inst]
-
-# Location of IO Primitives which is load of clock spine
-
-# Location of clock ports
-set_property LOC IOB_X0Y28 [get_ports clk]
-
-# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
-#startgroup
-create_pblock {CLKAG_clk_IBUF_BUFG}
-add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
-resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
-#endgroup
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_control_sets_placed.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_control_sets_placed.rpt
deleted file mode 100644
index af2938e..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_control_sets_placed.rpt
+++ /dev/null
@@ -1,67 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Thu Dec 24 23:25:15 2020
-| Host         : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command      : report_control_sets -verbose -file pulsegen_v_control_sets_placed.rpt
-| Design       : pulsegen_v
-| Device       : xc7z020
----------------------------------------------------------------------------------------
-
-Control Set Information
-
-Table of Contents
------------------
-1. Summary
-2. Histogram
-3. Flip-Flop Distribution
-4. Detailed Control Set Information
-
-1. Summary
-----------
-
-+----------------------------------------------------------+-------+
-|                          Status                          | Count |
-+----------------------------------------------------------+-------+
-| Number of unique control sets                            |     2 |
-| Unused register locations in slices containing registers |    10 |
-+----------------------------------------------------------+-------+
-
-
-2. Histogram
-------------
-
-+--------+--------------+
-| Fanout | Control Sets |
-+--------+--------------+
-|      2 |            1 |
-|      4 |            1 |
-+--------+--------------+
-
-
-3. Flip-Flop Distribution
--------------------------
-
-+--------------+-----------------------+------------------------+-----------------+--------------+
-| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
-+--------------+-----------------------+------------------------+-----------------+--------------+
-| No           | No                    | No                     |               4 |            1 |
-| No           | No                    | Yes                    |               0 |            0 |
-| No           | Yes                   | No                     |               2 |            1 |
-| Yes          | No                    | No                     |               0 |            0 |
-| Yes          | No                    | Yes                    |               0 |            0 |
-| Yes          | Yes                   | No                     |               0 |            0 |
-+--------------+-----------------------+------------------------+-----------------+--------------+
-
-
-4. Detailed Control Set Information
------------------------------------
-
-+----------------+---------------+------------------+------------------+----------------+
-|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
-+----------------+---------------+------------------+------------------+----------------+
-|  clk_IBUF_BUFG |               | O2               |                1 |              2 |
-|  clk_IBUF_BUFG |               |                  |                1 |              4 |
-+----------------+---------------+------------------+------------------+----------------+
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.pb
deleted file mode 100644
index 0158a2a..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.rpt
deleted file mode 100644
index a3a9855..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.rpt
+++ /dev/null
@@ -1,53 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Thu Dec 24 23:25:09 2020
-| Host         : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command      : report_drc -file pulsegen_v_drc_opted.rpt -pb pulsegen_v_drc_opted.pb -rpx pulsegen_v_drc_opted.rpx
-| Design       : pulsegen_v
-| Device       : xc7z020clg400-1
-| Speed File   : -1
-| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------
-
-Report DRC
-
-Table of Contents
------------------
-1. REPORT SUMMARY
-2. REPORT DETAILS
-
-1. REPORT SUMMARY
------------------
-            Netlist: netlist
-          Floorplan: design_1
-      Design limits: <entire design considered>
-           Ruledeck: default
-             Max violations: <unlimited>
-             Violations found: 3
-+--------+------------------+----------------------------+------------+
-| Rule   | Severity         | Description                | Violations |
-+--------+------------------+----------------------------+------------+
-| NSTD-1 | Critical Warning | Unspecified I/O Standard   | 1          |
-| UCIO-1 | Critical Warning | Unconstrained Logical Port | 1          |
-| ZPS7-1 | Warning          | PS7 block required         | 1          |
-+--------+------------------+----------------------------+------------+
-
-2. REPORT DETAILS
------------------
-NSTD-1#1 Critical Warning
-Unspecified I/O Standard  
-10 out of 10 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: O[7:0], clk, valid_out.
-Related violations: <none>
-
-UCIO-1#1 Critical Warning
-Unconstrained Logical Port  
-10 out of 10 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: O[7:0], clk, valid_out.
-Related violations: <none>
-
-ZPS7-1#1 Warning
-PS7 block required  
-The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
-Related violations: <none>
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.rpx b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.rpx
deleted file mode 100644
index b13a398..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_opted.rpx and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.pb
deleted file mode 100644
index 0158a2a..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.rpt
deleted file mode 100644
index ff60a6c..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.rpt
+++ /dev/null
@@ -1,53 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Thu Dec 24 23:25:51 2020
-| Host         : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command      : report_drc -file pulsegen_v_drc_routed.rpt -pb pulsegen_v_drc_routed.pb -rpx pulsegen_v_drc_routed.rpx
-| Design       : pulsegen_v
-| Device       : xc7z020clg400-1
-| Speed File   : -1
-| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------
-
-Report DRC
-
-Table of Contents
------------------
-1. REPORT SUMMARY
-2. REPORT DETAILS
-
-1. REPORT SUMMARY
------------------
-            Netlist: netlist
-          Floorplan: design_1
-      Design limits: <entire design considered>
-           Ruledeck: default
-             Max violations: <unlimited>
-             Violations found: 3
-+--------+------------------+----------------------------+------------+
-| Rule   | Severity         | Description                | Violations |
-+--------+------------------+----------------------------+------------+
-| NSTD-1 | Critical Warning | Unspecified I/O Standard   | 1          |
-| UCIO-1 | Critical Warning | Unconstrained Logical Port | 1          |
-| ZPS7-1 | Warning          | PS7 block required         | 1          |
-+--------+------------------+----------------------------+------------+
-
-2. REPORT DETAILS
------------------
-NSTD-1#1 Critical Warning
-Unspecified I/O Standard  
-10 out of 10 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: O[7:0], clk, valid_out.
-Related violations: <none>
-
-UCIO-1#1 Critical Warning
-Unconstrained Logical Port  
-10 out of 10 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: O[7:0], clk, valid_out.
-Related violations: <none>
-
-ZPS7-1#1 Warning
-PS7 block required  
-The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
-Related violations: <none>
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.rpx b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.rpx
deleted file mode 100644
index b2810b1..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_drc_routed.rpx and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_io_placed.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_io_placed.rpt
deleted file mode 100644
index f8e33cd..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_io_placed.rpt
+++ /dev/null
@@ -1,442 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
-| Tool Version              : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date                      : Thu Dec 24 23:25:14 2020
-| Host                      : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command                   : report_io -file pulsegen_v_io_placed.rpt
-| Design                    : pulsegen_v
-| Device                    : xc7z020
-| Speed File                : -1
-| Package                   : clg400
-| Package Version           : FINAL 2012-06-26
-| Package Pin Delay Version : VERS. 2.0 2012-06-26
--------------------------------------------------------------------------------------------------
-
-IO Information
-
-Table of Contents
------------------
-1. Summary
-2. IO Assignments by Package Pin
-
-1. Summary
-----------
-
-+---------------+
-| Total User IO |
-+---------------+
-|            11 |
-+---------------+
-
-
-2. IO Assignments by Package Pin
---------------------------------
-
-+------------+-------------+------------+-------------------------+-------------+-------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
-| Pin Number | Signal Name | Bank Type  | Pin Name                | Use         | IO Standard | IO Bank | Drive (mA) | Slew | On-Chip Termination | Off-Chip Termination | Voltage | Constraint | Pull Type | DQS Bias | Vref | Signal Integrity | Pre Emphasis | Lvds Pre Emphasis | Equalization |
-+------------+-------------+------------+-------------------------+-------------+-------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
-| A1         |             |            | PS_DDR_DM0_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A2         |             |            | PS_DDR_DQ2_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A3         |             |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| A4         |             |            | PS_DDR_DQ3_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A5         |             |            | PS_MIO6_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A6         |             |            | PS_MIO5_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A7         |             |            | PS_MIO1_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A8         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| A9         |             |            | PS_MIO43_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A10        |             |            | PS_MIO37_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A11        |             |            | PS_MIO36_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A12        |             |            | PS_MIO34_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A13        |             |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| A14        |             |            | PS_MIO32_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A15        |             |            | PS_MIO26_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A16        |             |            | PS_MIO24_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A17        |             |            | PS_MIO20_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A18        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| A19        |             |            | PS_MIO16_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| A20        |             | High Range | IO_L2N_T0_AD8N_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B1         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| B2         |             |            | PS_DDR_DQS_N0_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B3         |             |            | PS_DDR_DQ1_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B4         |             |            | PS_DDR_DRST_B_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B5         |             |            | PS_MIO9_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B6         |             |            | VCCO_MIO0_500           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| B7         |             |            | PS_MIO4_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B8         |             |            | PS_MIO2_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B9         |             |            | PS_MIO51_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B10        |             |            | PS_SRST_B_501           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B11        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| B12        |             |            | PS_MIO48_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B13        |             |            | PS_MIO50_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B14        |             |            | PS_MIO47_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B15        |             |            | PS_MIO45_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B16        |             |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| B17        |             |            | PS_MIO22_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B18        |             |            | PS_MIO18_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B19        |             | High Range | IO_L2P_T0_AD8P_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| B20        |             | High Range | IO_L1N_T0_AD0N_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C1         |             |            | PS_DDR_DQ6_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C2         |             |            | PS_DDR_DQS_P0_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C3         |             |            | PS_DDR_DQ0_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C4         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| C5         |             |            | PS_MIO14_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C6         |             |            | PS_MIO11_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C7         |             |            | PS_POR_B_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C8         |             |            | PS_MIO15_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C9         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| C10        |             |            | PS_MIO52_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C11        |             |            | PS_MIO53_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C12        |             |            | PS_MIO49_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C13        |             |            | PS_MIO29_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C14        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| C15        |             |            | PS_MIO30_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C16        |             |            | PS_MIO28_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C17        |             |            | PS_MIO41_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C18        |             |            | PS_MIO39_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| C19        |             | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| C20        |             | High Range | IO_L1P_T0_AD0P_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D1         |             |            | PS_DDR_DQ5_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D2         |             |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| D3         |             |            | PS_DDR_DQ4_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D4         |             |            | PS_DDR_A13_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D5         |             |            | PS_MIO8_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D6         |             |            | PS_MIO3_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D7         |             |            | VCCO_MIO0_500           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| D8         |             |            | PS_MIO7_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D9         |             |            | PS_MIO12_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D10        |             |            | PS_MIO19_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D11        |             |            | PS_MIO23_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D12        |             |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| D13        |             |            | PS_MIO27_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D14        |             |            | PS_MIO40_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D15        |             |            | PS_MIO33_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D16        |             |            | PS_MIO46_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D17        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| D18        |             | High Range | IO_L3N_T0_DQS_AD1N_35   | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D19        |             | High Range | IO_L4P_T0_35            | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| D20        |             | High Range | IO_L4N_T0_35            | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E1         |             |            | PS_DDR_DQ7_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E2         |             |            | PS_DDR_DQ8_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E3         |             |            | PS_DDR_DQ9_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E4         |             |            | PS_DDR_A12_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E5         |             |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| E6         |             |            | PS_MIO0_500             | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E7         |             |            | PS_CLK_500              | PSS Clock   |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E8         |             |            | PS_MIO13_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E9         |             |            | PS_MIO10_500            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E10        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| E11        |             |            | PS_MIO_VREF_501         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E12        |             |            | PS_MIO42_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E13        |             |            | PS_MIO38_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E14        |             |            | PS_MIO17_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E15        |             |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| E16        |             |            | PS_MIO31_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E17        |             | High Range | IO_L3P_T0_DQS_AD1P_35   | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E18        |             | High Range | IO_L5P_T0_AD9P_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E19        |             | High Range | IO_L5N_T0_AD9N_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| E20        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| F1         |             |            | PS_DDR_DM1_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F2         |             |            | PS_DDR_DQS_N1_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F3         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| F4         |             |            | PS_DDR_A14_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F5         |             |            | PS_DDR_A10_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F6         |             | Dedicated  | TDO_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F7         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| F8         |             |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F9         |             | Dedicated  | TCK_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F10        |             |            | RSVDGND                 | GND         |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F11        |             | Dedicated  | VCCBATT_0               | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F12        |             |            | PS_MIO35_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F13        |             |            | PS_MIO44_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F14        |             |            | PS_MIO21_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F15        |             |            | PS_MIO25_501            | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F16        |             | High Range | IO_L6P_T0_35            | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F17        |             | High Range | IO_L6N_T0_VREF_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F18        |             | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| F19        |             | High Range | IO_L15P_T2_DQS_AD12P_35 | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| F20        |             | High Range | IO_L15N_T2_DQS_AD12N_35 | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G1         |             |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| G2         |             |            | PS_DDR_DQS_P1_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G3         |             |            | PS_DDR_DQ10_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G4         |             |            | PS_DDR_A11_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G5         |             |            | PS_DDR_VRN_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G6         |             | Dedicated  | TDI_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G7         |             |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G8         |             |            | VCCPLL                  | PSS VCCPLL  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G9         |             |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G10        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| G11        |             |            | VCCBRAM                 | VCCBRAM     |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G12        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| G13        |             |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G14        |             | High Range | IO_0_35                 | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G15        |             | High Range | IO_L19N_T3_VREF_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G16        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| G17        |             | High Range | IO_L16P_T2_35           | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G18        |             | High Range | IO_L16N_T2_35           | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G19        |             | High Range | IO_L18P_T2_AD13P_35     | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| G20        |             | High Range | IO_L18N_T2_AD13N_35     | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H1         |             |            | PS_DDR_DQ14_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H2         |             |            | PS_DDR_DQ13_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H3         |             |            | PS_DDR_DQ11_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H4         |             |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| H5         |             |            | PS_DDR_VRP_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H6         |             |            | PS_DDR_VREF0_502        | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H7         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| H8         |             |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H9         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| H10        |             |            | VCCBRAM                 | VCCBRAM     |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H11        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| H12        |             |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H13        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| H14        |             | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| H15        |             | High Range | IO_L19P_T3_35           | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H16        |             | High Range | IO_L13P_T2_MRCC_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H17        |             | High Range | IO_L13N_T2_MRCC_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H18        |             | High Range | IO_L14N_T2_AD4N_SRCC_35 | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| H19        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| H20        |             | High Range | IO_L17N_T2_AD5N_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J1         |             |            | PS_DDR_DQ15_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J2         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| J3         |             |            | PS_DDR_DQ12_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J4         |             |            | PS_DDR_A9_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J5         |             |            | PS_DDR_BA2_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J6         |             | Dedicated  | TMS_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J7         |             |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J8         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| J9         |             | Dedicated  | VCCADC_0                | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J10        |             | Dedicated  | GNDADC_0                | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J11        |             |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
-| J12        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| J13        |             |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J14        |             | High Range | IO_L20N_T3_AD6N_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J15        |             | High Range | IO_25_35                | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J16        |             | High Range | IO_L24N_T3_AD15N_35     | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J17        |             | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| J18        |             | High Range | IO_L14P_T2_AD4P_SRCC_35 | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J19        |             | High Range | IO_L10N_T1_AD11N_35     | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| J20        |             | High Range | IO_L17P_T2_AD5P_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K1         |             |            | PS_DDR_A8_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K2         |             |            | PS_DDR_A1_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K3         |             |            | PS_DDR_A3_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K4         |             |            | PS_DDR_A7_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K5         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| K6         |             | Dedicated  | VCCO_0                  | VCCO        |             |       0 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| K7         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| K8         |             |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K9         |             | Dedicated  | VP_0                    | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K10        |             | Dedicated  | VREFN_0                 | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K11        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| K12        |             |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K13        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| K14        |             | High Range | IO_L20P_T3_AD6P_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K15        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| K16        |             | High Range | IO_L24P_T3_AD15P_35     | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K17        |             | High Range | IO_L12P_T1_MRCC_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K18        |             | High Range | IO_L12N_T1_MRCC_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K19        |             | High Range | IO_L10P_T1_AD11P_35     | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| K20        |             | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| L1         |             |            | PS_DDR_A5_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L2         |             |            | PS_DDR_CKP_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L3         |             |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| L4         |             |            | PS_DDR_A6_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L5         |             |            | PS_DDR_BA0_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L6         |             | Dedicated  | PROGRAM_B_0             | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L7         |             |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L8         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| L9         |             | Dedicated  | VREFP_0                 | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L10        |             | Dedicated  | VN_0                    | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L11        |             |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
-| L12        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| L13        |             |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L14        |             | High Range | IO_L22P_T3_AD7P_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L15        |             | High Range | IO_L22N_T3_AD7N_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L16        |             | High Range | IO_L11P_T1_SRCC_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L17        |             | High Range | IO_L11N_T1_SRCC_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L18        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| L19        |             | High Range | IO_L9P_T1_DQS_AD3P_35   | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| L20        |             | High Range | IO_L9N_T1_DQS_AD3N_35   | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M1         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| M2         |             |            | PS_DDR_CKN_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M3         |             |            | PS_DDR_A2_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M4         |             |            | PS_DDR_A4_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M5         |             |            | PS_DDR_WE_B_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M6         |             | Dedicated  | CFGBVS_0                | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M7         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| M8         |             |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M9         |             | Dedicated  | DXP_0                   | Temp Sensor |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M10        |             | Dedicated  | DXN_0                   | Temp Sensor |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M11        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| M12        |             |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M13        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| M14        |             | High Range | IO_L23P_T3_35           | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M15        |             | High Range | IO_L23N_T3_35           | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M16        |             | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| M17        |             | High Range | IO_L8P_T1_AD10P_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M18        |             | High Range | IO_L8N_T1_AD10N_35      | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M19        |             | High Range | IO_L7P_T1_AD2P_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| M20        |             | High Range | IO_L7N_T1_AD2N_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N1         |             |            | PS_DDR_CS_B_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N2         |             |            | PS_DDR_A0_502           | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N3         |             |            | PS_DDR_CKE_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N4         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| N5         |             |            | PS_DDR_ODT_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N6         |             |            | RSVDVCC3                | Reserved    |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N7         |             |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N8         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| N9         |             |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
-| N10        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| N11        |             |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
-| N12        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| N13        |             |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N14        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| N15        |             | High Range | IO_L21P_T3_DQS_AD14P_35 | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N16        |             | High Range | IO_L21N_T3_DQS_AD14N_35 | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N17        |             | High Range | IO_L23P_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N18        |             | High Range | IO_L13P_T2_MRCC_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| N19        |             | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| N20        |             | High Range | IO_L14P_T2_SRCC_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P1         |             |            | PS_DDR_DQ16_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P2         |             |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| P3         |             |            | PS_DDR_DQ17_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P4         |             |            | PS_DDR_RAS_B_502        | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P5         |             |            | PS_DDR_CAS_B_502        | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P6         |             |            | PS_DDR_VREF1_502        | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P7         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| P8         |             |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P9         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| P10        |             |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
-| P11        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| P12        |             |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P13        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| P14        |             | High Range | IO_L6P_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P15        |             | High Range | IO_L24P_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P16        |             | High Range | IO_L24N_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P17        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| P18        |             | High Range | IO_L23N_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P19        |             | High Range | IO_L13N_T2_MRCC_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| P20        |             | High Range | IO_L14N_T2_SRCC_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R1         |             |            | PS_DDR_DQ19_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R2         |             |            | PS_DDR_DQS_P2_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R3         |             |            | PS_DDR_DQ18_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R4         |             |            | PS_DDR_BA1_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R5         |             |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| R6         |             |            | RSVDVCC2                | Reserved    |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R7         |             |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R8         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| R9         |             |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
-| R10        |             | Dedicated  | INIT_B_0                | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R11        |             | Dedicated  | DONE_0                  | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R12        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| R13        |             |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R14        |             | High Range | IO_L6N_T0_VREF_34       | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R15        |             | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| R16        |             | High Range | IO_L19P_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R17        |             | High Range | IO_L19N_T3_VREF_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R18        |             | High Range | IO_L20N_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R19        |             | High Range | IO_0_34                 | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| R20        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| T1         |             |            | PS_DDR_DM2_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T2         |             |            | PS_DDR_DQS_N2_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T3         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| T4         |             |            | PS_DDR_DQ20_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T5         | O[7]        | High Range | IO_L19P_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |              |                   |              |
-| T6         |             |            | RSVDVCC1                | Reserved    |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T7         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| T8         |             | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
-| T9         |             | High Range | IO_L12P_T1_MRCC_13      | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T10        |             | High Range | IO_L1N_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T11        |             | High Range | IO_L1P_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T12        |             | High Range | IO_L2P_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T13        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| T14        |             | High Range | IO_L5P_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T15        |             | High Range | IO_L5N_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T16        |             | High Range | IO_L9P_T1_DQS_34        | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T17        |             | High Range | IO_L20P_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T18        |             | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| T19        |             | High Range | IO_25_34                | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| T20        |             | High Range | IO_L15P_T2_DQS_34       | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U1         |             |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| U2         |             |            | PS_DDR_DQ22_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U3         |             |            | PS_DDR_DQ23_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U4         |             |            | PS_DDR_DQ21_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U5         | O[6]        | High Range | IO_L19N_T3_VREF_13      | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |              |                   |              |
-| U6         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| U7         | clk         | High Range | IO_L11P_T1_SRCC_13      | INPUT       | LVCMOS18*   |      13 |            |      |                     |                 NONE |         | UNFIXED    |           |          |      | NONE             |              |                   |              |
-| U8         |             | High Range | IO_L17N_T2_13           | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U9         |             | High Range | IO_L17P_T2_13           | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U10        |             | High Range | IO_L12N_T1_MRCC_13      | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U11        |             | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
-| U12        |             | High Range | IO_L2N_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U13        |             | High Range | IO_L3P_T0_DQS_PUDC_B_34 | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U14        |             | High Range | IO_L11P_T1_SRCC_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U15        |             | High Range | IO_L11N_T1_SRCC_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U16        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| U17        |             | High Range | IO_L9N_T1_DQS_34        | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U18        |             | High Range | IO_L12P_T1_MRCC_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U19        |             | High Range | IO_L12N_T1_MRCC_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| U20        |             | High Range | IO_L15N_T2_DQS_34       | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V1         |             |            | PS_DDR_DQ24_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V2         |             |            | PS_DDR_DQ30_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V3         |             |            | PS_DDR_DQ31_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V4         |             |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| V5         |             | High Range | IO_L6N_T0_VREF_13       | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V6         | O[1]        | High Range | IO_L22P_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |              |                   |              |
-| V7         |             | High Range | IO_L11N_T1_SRCC_13      | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V8         |             | High Range | IO_L15P_T2_DQS_13       | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V9         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| V10        | O[2]        | High Range | IO_L21N_T3_DQS_13       | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |              |                   |              |
-| V11        | O[3]        | High Range | IO_L21P_T3_DQS_13       | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |              |                   |              |
-| V12        |             | High Range | IO_L4P_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V13        |             | High Range | IO_L3N_T0_DQS_34        | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V14        |             | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| V15        |             | High Range | IO_L10P_T1_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V16        |             | High Range | IO_L18P_T2_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V17        |             | High Range | IO_L21P_T3_DQS_34       | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V18        |             | High Range | IO_L21N_T3_DQS_34       | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| V19        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| V20        |             | High Range | IO_L16P_T2_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W1         |             |            | PS_DDR_DQ26_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W2         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| W3         |             |            | PS_DDR_DQ29_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W4         |             |            | PS_DDR_DQS_N3_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W5         |             |            | PS_DDR_DQS_P3_502       | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W6         | O[0]        | High Range | IO_L22N_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |              |                   |              |
-| W7         |             | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
-| W8         |             | High Range | IO_L15N_T2_DQS_13       | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W9         |             | High Range | IO_L16N_T2_13           | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W10        |             | High Range | IO_L16P_T2_13           | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W11        |             | High Range | IO_L18P_T2_13           | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W12        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| W13        |             | High Range | IO_L4N_T0_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W14        |             | High Range | IO_L8P_T1_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W15        |             | High Range | IO_L10N_T1_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W16        |             | High Range | IO_L18N_T2_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W17        |             | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-| W18        |             | High Range | IO_L22P_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W19        |             | High Range | IO_L22N_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| W20        |             | High Range | IO_L16N_T2_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y1         |             |            | PS_DDR_DM3_502          | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y2         |             |            | PS_DDR_DQ28_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y3         |             |            | PS_DDR_DQ25_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y4         |             |            | PS_DDR_DQ27_502         | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y5         |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| Y6         |             | High Range | IO_L13N_T2_MRCC_13      | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y7         |             | High Range | IO_L13P_T2_MRCC_13      | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y8         |             | High Range | IO_L14N_T2_SRCC_13      | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y9         |             | High Range | IO_L14P_T2_SRCC_13      | User IO     |             |      13 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y10        |             | High Range | VCCO_13                 | VCCO        |             |      13 |            |      |                     |                      |    1.80 |            |           |          |      |                  |              |                   |              |
-| Y11        | valid_out   | High Range | IO_L18N_T2_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |              |                   |              |
-| Y12        | O[5]        | High Range | IO_L20P_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |              |                   |              |
-| Y13        | O[4]        | High Range | IO_L20N_T3_13           | OUTPUT      | LVCMOS18*   |      13 |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |              |                   |              |
-| Y14        |             | High Range | IO_L8N_T1_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y15        |             |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |              |                   |              |
-| Y16        |             | High Range | IO_L7P_T1_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y17        |             | High Range | IO_L7N_T1_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y18        |             | High Range | IO_L17P_T2_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y19        |             | High Range | IO_L17N_T2_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |              |                   |              |
-| Y20        |             | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |   any** |            |           |          |      |                  |              |                   |              |
-+------------+-------------+------------+-------------------------+-------------+-------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+--------------+-------------------+--------------+
-* Default value
-** Special VCCO requirements may apply. Please consult the device family datasheet for specific guideline on VCCO requirements.
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.pb
deleted file mode 100644
index e0f8955..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.rpt
deleted file mode 100644
index f8ec9e7..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.rpt
+++ /dev/null
@@ -1,50 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Thu Dec 24 23:25:55 2020
-| Host         : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command      : report_methodology -file pulsegen_v_methodology_drc_routed.rpt -pb pulsegen_v_methodology_drc_routed.pb -rpx pulsegen_v_methodology_drc_routed.rpx
-| Design       : pulsegen_v
-| Device       : xc7z020clg400-1
-| Speed File   : -1
-| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Report Methodology
-
-Table of Contents
------------------
-1. REPORT SUMMARY
-2. REPORT DETAILS
-
-1. REPORT SUMMARY
------------------
-            Netlist: netlist
-          Floorplan: design_1
-      Design limits: <entire design considered>
-             Max violations: <unlimited>
-             Violations found: 3
-+-----------+----------+-----------------------------+------------+
-| Rule      | Severity | Description                 | Violations |
-+-----------+----------+-----------------------------+------------+
-| TIMING-17 | Warning  | Non-clocked sequential cell | 3          |
-+-----------+----------+-----------------------------+------------+
-
-2. REPORT DETAILS
------------------
-TIMING-17#1 Warning
-Non-clocked sequential cell  
-The clock pin O_reg[0]/C is not reached by a timing clock
-Related violations: <none>
-
-TIMING-17#2 Warning
-Non-clocked sequential cell  
-The clock pin count_reg[0]/C is not reached by a timing clock
-Related violations: <none>
-
-TIMING-17#3 Warning
-Non-clocked sequential cell  
-The clock pin count_reg[1]/C is not reached by a timing clock
-Related violations: <none>
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.rpx b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.rpx
deleted file mode 100644
index a293d1c..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_methodology_drc_routed.rpx and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_opt.dcp b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_opt.dcp
deleted file mode 100644
index 1695e7a..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_opt.dcp and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_placed.dcp b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_placed.dcp
deleted file mode 100644
index 062c390..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_placed.dcp and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_power_routed.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_power_routed.rpt
deleted file mode 100644
index 57e9421..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_power_routed.rpt
+++ /dev/null
@@ -1,150 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date             : Thu Dec 24 23:25:56 2020
-| Host             : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command          : report_power -file pulsegen_v_power_routed.rpt -pb pulsegen_v_power_summary_routed.pb -rpx pulsegen_v_power_routed.rpx
-| Design           : pulsegen_v
-| Device           : xc7z020clg400-1
-| Design State     : routed
-| Grade            : commercial
-| Process          : typical
-| Characterization : Production
-----------------------------------------------------------------------------------------------------------------------------------------------------
-
-Power Report
-
-Table of Contents
------------------
-1. Summary
-1.1 On-Chip Components
-1.2 Power Supply Summary
-1.3 Confidence Level
-2. Settings
-2.1 Environment
-2.2 Clock Constraints
-3. Detailed Reports
-3.1 By Hierarchy
-
-1. Summary
-----------
-
-+--------------------------+--------------+
-| Total On-Chip Power (W)  | 1.142        |
-| Design Power Budget (W)  | Unspecified* |
-| Power Budget Margin (W)  | NA           |
-| Dynamic (W)              | 1.020        |
-| Device Static (W)        | 0.122        |
-| Effective TJA (C/W)      | 11.5         |
-| Max Ambient (C)          | 71.8         |
-| Junction Temperature (C) | 38.2         |
-| Confidence Level         | Low          |
-| Setting File             | ---          |
-| Simulation Activity File | ---          |
-| Design Nets Matched      | NA           |
-+--------------------------+--------------+
-* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
-
-
-1.1 On-Chip Components
-----------------------
-
-+----------------+-----------+----------+-----------+-----------------+
-| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
-+----------------+-----------+----------+-----------+-----------------+
-| Slice Logic    |     0.032 |        9 |       --- |             --- |
-|   LUT as Logic |     0.022 |        2 |     53200 |           <0.01 |
-|   BUFG         |     0.006 |        1 |        32 |            3.13 |
-|   Register     |     0.004 |        3 |    106400 |           <0.01 |
-|   Others       |     0.000 |        2 |       --- |             --- |
-| Signals        |     0.034 |        6 |       --- |             --- |
-| I/O            |     0.954 |       10 |       125 |            8.00 |
-| Static Power   |     0.122 |          |           |                 |
-| Total          |     1.142 |          |           |                 |
-+----------------+-----------+----------+-----------+-----------------+
-
-
-1.2 Power Supply Summary
-------------------------
-
-+-----------+-------------+-----------+-------------+------------+
-| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
-+-----------+-------------+-----------+-------------+------------+
-| Vccint    |       1.000 |     0.082 |       0.070 |      0.012 |
-| Vccaux    |       1.800 |     0.091 |       0.078 |      0.013 |
-| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
-| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
-| Vcco18    |       1.800 |     0.451 |       0.450 |      0.001 |
-| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
-| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
-| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
-| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
-| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
-| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
-| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
-| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
-| Vccpint   |       1.000 |     0.024 |       0.000 |      0.024 |
-| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
-| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
-| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
-| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
-| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
-| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
-+-----------+-------------+-----------+-------------+------------+
-
-
-1.3 Confidence Level
---------------------
-
-+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
-| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
-+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
-| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
-| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
-| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
-| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
-| Device models               | High       | Device models are Production                           |                                                                                                                    |
-|                             |            |                                                        |                                                                                                                    |
-| Overall confidence level    | Low        |                                                        |                                                                                                                    |
-+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
-
-
-2. Settings
------------
-
-2.1 Environment
----------------
-
-+-----------------------+------------------------+
-| Ambient Temp (C)      | 25.0                   |
-| ThetaJA (C/W)         | 11.5                   |
-| Airflow (LFM)         | 250                    |
-| Heat Sink             | none                   |
-| ThetaSA (C/W)         | 0.0                    |
-| Board Selection       | medium (10"x10")       |
-| # of Board Layers     | 8to11 (8 to 11 Layers) |
-| Board Temperature (C) | 25.0                   |
-+-----------------------+------------------------+
-
-
-2.2 Clock Constraints
----------------------
-
-+-------+--------+-----------------+
-| Clock | Domain | Constraint (ns) |
-+-------+--------+-----------------+
-
-
-3. Detailed Reports
--------------------
-
-3.1 By Hierarchy
-----------------
-
-+------------+-----------+
-| Name       | Power (W) |
-+------------+-----------+
-| pulsegen_v |     1.020 |
-+------------+-----------+
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_power_routed.rpx b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_power_routed.rpx
deleted file mode 100644
index a8a96fd..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_power_routed.rpx and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_power_summary_routed.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_power_summary_routed.pb
deleted file mode 100644
index d31fc60..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_power_summary_routed.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_route_status.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_route_status.pb
deleted file mode 100644
index e975e2c..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_route_status.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_route_status.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_route_status.rpt
deleted file mode 100644
index b9ee7fa..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_route_status.rpt
+++ /dev/null
@@ -1,11 +0,0 @@
-Design Route Status
-                                               :      # nets :
-   ------------------------------------------- : ----------- :
-   # of logical nets.......................... :          20 :
-       # of nets not needing routing.......... :          12 :
-           # of internally routed nets........ :          12 :
-       # of routable nets..................... :           8 :
-           # of fully routed nets............. :           8 :
-       # of nets with routing errors.......... :           0 :
-   ------------------------------------------- : ----------- :
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_routed.dcp b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_routed.dcp
deleted file mode 100644
index 803c770..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_routed.dcp and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_timing_summary_routed.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_timing_summary_routed.pb
deleted file mode 100644
index 4526e93..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_timing_summary_routed.pb
+++ /dev/null
@@ -1,2 +0,0 @@
-
-2012.4’)Timing analysis from Implemented netlist.
\ No newline at end of file
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_timing_summary_routed.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_timing_summary_routed.rpt
deleted file mode 100644
index f88e755..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_timing_summary_routed.rpt
+++ /dev/null
@@ -1,173 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Thu Dec 24 23:25:56 2020
-| Host         : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command      : report_timing_summary -max_paths 10 -file pulsegen_v_timing_summary_routed.rpt -pb pulsegen_v_timing_summary_routed.pb -rpx pulsegen_v_timing_summary_routed.rpx -warn_on_violation
-| Design       : pulsegen_v
-| Device       : 7z020-clg400
-| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
-
-Timing Summary Report
-
-------------------------------------------------------------------------------------------------
-| Timer Settings
-| --------------
-------------------------------------------------------------------------------------------------
-
-  Enable Multi Corner Analysis               :  Yes
-  Enable Pessimism Removal                   :  Yes
-  Pessimism Removal Resolution               :  Nearest Common Node
-  Enable Input Delay Default Clock           :  No
-  Enable Preset / Clear Arcs                 :  No
-  Disable Flight Delays                      :  No
-  Ignore I/O Paths                           :  No
-  Timing Early Launch at Borrowing Latches   :  false
-
-  Corner  Analyze    Analyze    
-  Name    Max Paths  Min Paths  
-  ------  ---------  ---------  
-  Slow    Yes        Yes        
-  Fast    Yes        Yes        
-
-
-
-check_timing report
-
-Table of Contents
------------------
-1. checking no_clock
-2. checking constant_clock
-3. checking pulse_width_clock
-4. checking unconstrained_internal_endpoints
-5. checking no_input_delay
-6. checking no_output_delay
-7. checking multiple_clock
-8. checking generated_clocks
-9. checking loops
-10. checking partial_input_delay
-11. checking partial_output_delay
-12. checking latch_loops
-
-1. checking no_clock
---------------------
- There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)
-
-
-2. checking constant_clock
---------------------------
- There are 0 register/latch pins with constant_clock.
-
-
-3. checking pulse_width_clock
------------------------------
- There are 0 register/latch pins which need pulse_width check
-
-
-4. checking unconstrained_internal_endpoints
---------------------------------------------
- There are 3 pins that are not constrained for maximum delay. (HIGH)
-
- There are 0 pins that are not constrained for maximum delay due to constant clock.
-
-
-5. checking no_input_delay
---------------------------
- There are 0 input ports with no input delay specified.
-
- There are 0 input ports with no input delay but user has a false path constraint.
-
-
-6. checking no_output_delay
----------------------------
- There is 1 port with no output delay specified. (HIGH)
-
- There are 0 ports with no output delay but user has a false path constraint
-
- There are 0 ports with no output delay but with a timing clock defined on it or propagating through it
-
-
-7. checking multiple_clock
---------------------------
- There are 0 register/latch pins with multiple clocks.
-
-
-8. checking generated_clocks
-----------------------------
- There are 0 generated clocks that are not connected to a clock source.
-
-
-9. checking loops
------------------
- There are 0 combinational loops in the design.
-
-
-10. checking partial_input_delay
---------------------------------
- There are 0 input ports with partial input delay specified.
-
-
-11. checking partial_output_delay
----------------------------------
- There are 0 ports with partial output delay specified.
-
-
-12. checking latch_loops
-------------------------
- There are 0 combinational latch loops in the design through latch input
-
-
-
-------------------------------------------------------------------------------------------------
-| Design Timing Summary
-| ---------------------
-------------------------------------------------------------------------------------------------
-
-    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  
-
-
-There are no user specified timing constraints.
-
-
-------------------------------------------------------------------------------------------------
-| Clock Summary
-| -------------
-------------------------------------------------------------------------------------------------
-
-
-------------------------------------------------------------------------------------------------
-| Intra Clock Table
-| -----------------
-------------------------------------------------------------------------------------------------
-
-Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
-
-
-------------------------------------------------------------------------------------------------
-| Inter Clock Table
-| -----------------
-------------------------------------------------------------------------------------------------
-
-From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
-----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-
-
-------------------------------------------------------------------------------------------------
-| Other Path Groups Table
-| -----------------------
-------------------------------------------------------------------------------------------------
-
-Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
-----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
-
-
-------------------------------------------------------------------------------------------------
-| Timing Details
-| --------------
-------------------------------------------------------------------------------------------------
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_timing_summary_routed.rpx b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_timing_summary_routed.rpx
deleted file mode 100644
index 3291a3a..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_timing_summary_routed.rpx and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_utilization_placed.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_utilization_placed.pb
deleted file mode 100644
index 0b50371..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_utilization_placed.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_utilization_placed.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_utilization_placed.rpt
deleted file mode 100644
index ec33d9f..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/pulsegen_v_utilization_placed.rpt
+++ /dev/null
@@ -1,200 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Thu Dec 24 23:25:15 2020
-| Host         : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command      : report_utilization -file pulsegen_v_utilization_placed.rpt -pb pulsegen_v_utilization_placed.pb
-| Design       : pulsegen_v
-| Device       : 7z020clg400-1
-| Design State : Fully Placed
------------------------------------------------------------------------------------------------------------------
-
-Utilization Design Information
-
-Table of Contents
------------------
-1. Slice Logic
-1.1 Summary of Registers by Type
-2. Slice Logic Distribution
-3. Memory
-4. DSP
-5. IO and GT Specific
-6. Clocking
-7. Specific Feature
-8. Primitives
-9. Black Boxes
-10. Instantiated Netlists
-
-1. Slice Logic
---------------
-
-+-------------------------+------+-------+-----------+-------+
-|        Site Type        | Used | Fixed | Available | Util% |
-+-------------------------+------+-------+-----------+-------+
-| Slice LUTs              |    2 |     0 |     53200 | <0.01 |
-|   LUT as Logic          |    2 |     0 |     53200 | <0.01 |
-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
-| Slice Registers         |    3 |     0 |    106400 | <0.01 |
-|   Register as Flip Flop |    3 |     0 |    106400 | <0.01 |
-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
-+-------------------------+------+-------+-----------+-------+
-
-
-1.1 Summary of Registers by Type
---------------------------------
-
-+-------+--------------+-------------+--------------+
-| Total | Clock Enable | Synchronous | Asynchronous |
-+-------+--------------+-------------+--------------+
-| 0     |            _ |           - |            - |
-| 0     |            _ |           - |          Set |
-| 0     |            _ |           - |        Reset |
-| 0     |            _ |         Set |            - |
-| 0     |            _ |       Reset |            - |
-| 0     |          Yes |           - |            - |
-| 0     |          Yes |           - |          Set |
-| 0     |          Yes |           - |        Reset |
-| 0     |          Yes |         Set |            - |
-| 3     |          Yes |       Reset |            - |
-+-------+--------------+-------------+--------------+
-
-
-2. Slice Logic Distribution
----------------------------
-
-+-------------------------------------------+------+-------+-----------+-------+
-|                 Site Type                 | Used | Fixed | Available | Util% |
-+-------------------------------------------+------+-------+-----------+-------+
-| Slice                                     |    2 |     0 |     13300 |  0.02 |
-|   SLICEL                                  |    0 |     0 |           |       |
-|   SLICEM                                  |    2 |     0 |           |       |
-| LUT as Logic                              |    2 |     0 |     53200 | <0.01 |
-|   using O5 output only                    |    0 |       |           |       |
-|   using O6 output only                    |    1 |       |           |       |
-|   using O5 and O6                         |    1 |       |           |       |
-| LUT as Memory                             |    0 |     0 |     17400 |  0.00 |
-|   LUT as Distributed RAM                  |    0 |     0 |           |       |
-|   LUT as Shift Register                   |    0 |     0 |           |       |
-| LUT Flip Flop Pairs                       |    1 |     0 |     53200 | <0.01 |
-|   fully used LUT-FF pairs                 |    1 |       |           |       |
-|   LUT-FF pairs with one unused LUT output |    0 |       |           |       |
-|   LUT-FF pairs with one unused Flip Flop  |    0 |       |           |       |
-| Unique Control Sets                       |    2 |       |           |       |
-+-------------------------------------------+------+-------+-----------+-------+
-* Note: Review the Control Sets Report for more information regarding control sets.
-
-
-3. Memory
----------
-
-+----------------+------+-------+-----------+-------+
-|    Site Type   | Used | Fixed | Available | Util% |
-+----------------+------+-------+-----------+-------+
-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
-|   RAMB18       |    0 |     0 |       280 |  0.00 |
-+----------------+------+-------+-----------+-------+
-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
-
-
-4. DSP
-------
-
-+-----------+------+-------+-----------+-------+
-| Site Type | Used | Fixed | Available | Util% |
-+-----------+------+-------+-----------+-------+
-| DSPs      |    0 |     0 |       220 |  0.00 |
-+-----------+------+-------+-----------+-------+
-
-
-5. IO and GT Specific
----------------------
-
-+-----------------------------+------+-------+-----------+-------+
-|          Site Type          | Used | Fixed | Available | Util% |
-+-----------------------------+------+-------+-----------+-------+
-| Bonded IOB                  |   10 |     0 |       125 |  8.00 |
-|   IOB Master Pads           |    5 |       |           |       |
-|   IOB Slave Pads            |    5 |       |           |       |
-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
-| IBUFDS                      |    0 |     0 |       121 |  0.00 |
-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
-| ILOGIC                      |    0 |     0 |       125 |  0.00 |
-| OLOGIC                      |    0 |     0 |       125 |  0.00 |
-+-----------------------------+------+-------+-----------+-------+
-
-
-6. Clocking
------------
-
-+------------+------+-------+-----------+-------+
-|  Site Type | Used | Fixed | Available | Util% |
-+------------+------+-------+-----------+-------+
-| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
-| BUFIO      |    0 |     0 |        16 |  0.00 |
-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
-| BUFHCE     |    0 |     0 |        72 |  0.00 |
-| BUFR       |    0 |     0 |        16 |  0.00 |
-+------------+------+-------+-----------+-------+
-
-
-7. Specific Feature
--------------------
-
-+-------------+------+-------+-----------+-------+
-|  Site Type  | Used | Fixed | Available | Util% |
-+-------------+------+-------+-----------+-------+
-| BSCANE2     |    0 |     0 |         4 |  0.00 |
-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
-| ICAPE2      |    0 |     0 |         2 |  0.00 |
-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
-| XADC        |    0 |     0 |         1 |  0.00 |
-+-------------+------+-------+-----------+-------+
-
-
-8. Primitives
--------------
-
-+----------+------+---------------------+
-| Ref Name | Used | Functional Category |
-+----------+------+---------------------+
-| OBUF     |    9 |                  IO |
-| FDRE     |    3 |        Flop & Latch |
-| LUT1     |    2 |                 LUT |
-| LUT2     |    1 |                 LUT |
-| IBUF     |    1 |                  IO |
-| BUFG     |    1 |               Clock |
-+----------+------+---------------------+
-
-
-9. Black Boxes
---------------
-
-+----------+------+
-| Ref Name | Used |
-+----------+------+
-
-
-10. Instantiated Netlists
--------------------------
-
-+----------+------+
-| Ref Name | Used |
-+----------+------+
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/route_design.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/route_design.pb
deleted file mode 100644
index e02a836..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/route_design.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/rundef.js b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/rundef.js
deleted file mode 100644
index 9f4b0f6..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/rundef.js
+++ /dev/null
@@ -1,44 +0,0 @@
-//
-// Vivado(TM)
-// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6
-// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-//
-
-echo "This script was generated under a different operating system."
-echo "Please update the PATH variable below, before executing this script"
-exit
-
-var WshShell = new ActiveXObject( "WScript.Shell" );
-var ProcEnv = WshShell.Environment( "Process" );
-var PathVal = ProcEnv("PATH");
-if ( PathVal.length == 0 ) {
-  PathVal = "/home/colin/Xilinx/SDK/2018.2/bin:/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/bin/lin64;/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/lib/lin64;/home/colin/Xilinx/Vivado/2018.2/bin;";
-} else {
-  PathVal = "/home/colin/Xilinx/SDK/2018.2/bin:/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/bin/lin64;/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/lib/lin64;/home/colin/Xilinx/Vivado/2018.2/bin;" + PathVal;
-}
-
-ProcEnv("PATH") = PathVal;
-
-var RDScrFP = WScript.ScriptFullName;
-var RDScrN = WScript.ScriptName;
-var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 );
-var ISEJScriptLib = RDScrDir + "/ISEWrap.js";
-eval( EAInclude(ISEJScriptLib) );
-
-
-// pre-commands:
-ISETouchFile( "init_design", "begin" );
-ISEStep( "vivado",
-         "-log pulsegen_v.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pulsegen_v.tcl -notrace" );
-
-
-
-
-
-function EAInclude( EAInclFilename ) {
-  var EAFso = new ActiveXObject( "Scripting.FileSystemObject" );
-  var EAInclFile = EAFso.OpenTextFile( EAInclFilename );
-  var EAIFContents = EAInclFile.ReadAll();
-  EAInclFile.Close();
-  return EAIFContents;
-}
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/runme.bat b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/runme.bat
deleted file mode 100644
index 8eb74b1..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/runme.bat
+++ /dev/null
@@ -1,11 +0,0 @@
-@echo off
-
-rem  Vivado (TM)
-rem  runme.bat: a Vivado-generated Script
-rem  Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-
-
-set HD_SDIR=%~dp0
-cd /d "%HD_SDIR%"
-set PATH=%SYSTEMROOT%\system32;%PATH%
-cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %*
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/runme.sh b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/runme.sh
deleted file mode 100755
index 8aa5a9e..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/runme.sh
+++ /dev/null
@@ -1,43 +0,0 @@
-#!/bin/sh
-
-# 
-# Vivado(TM)
-# runme.sh: a Vivado-generated Runs Script for UNIX
-# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-# 
-
-if [ -z "$PATH" ]; then
-  PATH=/home/colin/Xilinx/SDK/2018.2/bin:/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/bin/lin64:/home/colin/Xilinx/Vivado/2018.2/bin
-else
-  PATH=/home/colin/Xilinx/SDK/2018.2/bin:/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/bin/lin64:/home/colin/Xilinx/Vivado/2018.2/bin:$PATH
-fi
-export PATH
-
-if [ -z "$LD_LIBRARY_PATH" ]; then
-  LD_LIBRARY_PATH=/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/lib/lin64
-else
-  LD_LIBRARY_PATH=/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/lib/lin64:$LD_LIBRARY_PATH
-fi
-export LD_LIBRARY_PATH
-
-HD_PWD='/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1'
-cd "$HD_PWD"
-
-HD_LOG=runme.log
-/bin/touch $HD_LOG
-
-ISEStep="./ISEWrap.sh"
-EAStep()
-{
-     $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1
-     if [ $? -ne 0 ]
-     then
-         exit
-     fi
-}
-
-# pre-commands:
-/bin/touch .init_design.begin.rst
-EAStep vivado -log pulsegen_v.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pulsegen_v.tcl -notrace
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/vivado.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/vivado.pb
deleted file mode 100644
index a297729..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/impl_1/vivado.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/.Vivado_Synthesis.queue.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/.Vivado_Synthesis.queue.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/.vivado.begin.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/.vivado.begin.rst
deleted file mode 100644
index 0ebbbcd..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/.vivado.begin.rst
+++ /dev/null
@@ -1,5 +0,0 @@
-<?xml version="1.0"?>
-<ProcessHandle Version="1" Minor="0">
-    <Process Command="vivado" Owner="colin" Host="" Pid="17321">
-    </Process>
-</ProcessHandle>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/.vivado.end.rst b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/.vivado.end.rst
deleted file mode 100644
index e69de29..0000000
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/ISEWrap.js b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/ISEWrap.js
deleted file mode 100755
index 8284d2d..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/ISEWrap.js
+++ /dev/null
@@ -1,244 +0,0 @@
-//
-//  Vivado(TM)
-//  ISEWrap.js: Vivado Runs Script for WSH 5.1/5.6
-//  Copyright 1986-1999, 2001-2013,2015 Xilinx, Inc. All Rights Reserved. 
-//
-
-// GLOBAL VARIABLES
-var ISEShell = new ActiveXObject( "WScript.Shell" );
-var ISEFileSys = new ActiveXObject( "Scripting.FileSystemObject" );
-var ISERunDir = "";
-var ISELogFile = "runme.log";
-var ISELogFileStr = null;
-var ISELogEcho = true;
-var ISEOldVersionWSH = false;
-
-
-
-// BOOTSTRAP
-ISEInit();
-
-
-
-//
-// ISE FUNCTIONS
-//
-function ISEInit() {
-
-  // 1. RUN DIR setup
-  var ISEScrFP = WScript.ScriptFullName;
-  var ISEScrN = WScript.ScriptName;
-  ISERunDir = 
-    ISEScrFP.substr( 0, ISEScrFP.length - ISEScrN.length - 1 );
-
-  // 2. LOG file setup
-  ISELogFileStr = ISEOpenFile( ISELogFile );
-
-  // 3. LOG echo?
-  var ISEScriptArgs = WScript.Arguments;
-  for ( var loopi=0; loopi<ISEScriptArgs.length; loopi++ ) {
-    if ( ISEScriptArgs(loopi) == "-quiet" ) {
-      ISELogEcho = false;
-      break;
-    }
-  }
-
-  // 4. WSH version check
-  var ISEOptimalVersionWSH = 5.6;
-  var ISECurrentVersionWSH = WScript.Version;
-  if ( ISECurrentVersionWSH < ISEOptimalVersionWSH ) {
-
-    ISEStdErr( "" );
-    ISEStdErr( "Warning: ExploreAhead works best with Microsoft WSH " +
-	       ISEOptimalVersionWSH + " or higher. Downloads" );
-    ISEStdErr( "         for upgrading your Windows Scripting Host can be found here: " );
-    ISEStdErr( "             http://msdn.microsoft.com/downloads/list/webdev.asp" );
-    ISEStdErr( "" );
-
-    ISEOldVersionWSH = true;
-  }
-
-}
-
-function ISEStep( ISEProg, ISEArgs ) {
-
-  // CHECK for a STOP FILE
-  if ( ISEFileSys.FileExists(ISERunDir + "/.stop.rst") ) {
-    ISEStdErr( "" );
-    ISEStdErr( "*** Halting run - EA reset detected ***" );
-    ISEStdErr( "" );
-    WScript.Quit( 1 );
-  }
-
-  // WRITE STEP HEADER to LOG
-  ISEStdOut( "" );
-  ISEStdOut( "*** Running " + ISEProg );
-  ISEStdOut( "    with args " + ISEArgs );
-  ISEStdOut( "" );
-
-  // LAUNCH!
-  var ISEExitCode = ISEExec( ISEProg, ISEArgs );  
-  if ( ISEExitCode != 0 ) {
-    WScript.Quit( ISEExitCode );
-  }
-
-}
-
-function ISEExec( ISEProg, ISEArgs ) {
-
-  var ISEStep = ISEProg;
-  if (ISEProg == "realTimeFpga" || ISEProg == "planAhead" || ISEProg == "vivado") {
-    ISEProg += ".bat";
-  }
-
-  var ISECmdLine = ISEProg + " " + ISEArgs;
-  var ISEExitCode = 1;
-
-  if ( ISEOldVersionWSH ) { // WSH 5.1
-
-    // BEGIN file creation
-    ISETouchFile( ISEStep, "begin" );
-
-    // LAUNCH!
-    ISELogFileStr.Close();
-    ISECmdLine = 
-      "%comspec% /c " + ISECmdLine + " >> " + ISELogFile + " 2>&1";
-    ISEExitCode = ISEShell.Run( ISECmdLine, 0, true );
-    ISELogFileStr = ISEOpenFile( ISELogFile );
-
-  } else {  // WSH 5.6
-
-    // LAUNCH!
-    ISEShell.CurrentDirectory = ISERunDir;
-
-    // Redirect STDERR to STDOUT
-    ISECmdLine = "%comspec% /c " + ISECmdLine + " 2>&1";
-    var ISEProcess = ISEShell.Exec( ISECmdLine );
-    
-    // BEGIN file creation
-    var ISENetwork = WScript.CreateObject( "WScript.Network" );
-    var ISEHost = ISENetwork.ComputerName;
-    var ISEUser = ISENetwork.UserName;
-    var ISEPid = ISEProcess.ProcessID;
-    var ISEBeginFile = ISEOpenFile( "." + ISEStep + ".begin.rst" );
-    ISEBeginFile.WriteLine( "<?xml version=\"1.0\"?>" );
-    ISEBeginFile.WriteLine( "<ProcessHandle Version=\"1\" Minor=\"0\">" );
-    ISEBeginFile.WriteLine( "    <Process Command=\"" + ISEProg + 
-			    "\" Owner=\"" + ISEUser + 
-			    "\" Host=\"" + ISEHost + 
-			    "\" Pid=\"" + ISEPid +
-			    "\">" );
-    ISEBeginFile.WriteLine( "    </Process>" );
-    ISEBeginFile.WriteLine( "</ProcessHandle>" );
-    ISEBeginFile.Close();
-    
-    var ISEOutStr = ISEProcess.StdOut;
-    var ISEErrStr = ISEProcess.StdErr;
-    
-    // WAIT for ISEStep to finish
-    while ( ISEProcess.Status == 0 ) {
-      
-      // dump stdout then stderr - feels a little arbitrary
-      while ( !ISEOutStr.AtEndOfStream ) {
-        ISEStdOut( ISEOutStr.ReadLine() );
-      }  
-      
-      WScript.Sleep( 100 );
-    }
-
-    ISEExitCode = ISEProcess.ExitCode;
-  }
-
-  ISELogFileStr.Close();
-
-  // END/ERROR file creation
-  if ( ISEExitCode != 0 ) {    
-    ISETouchFile( ISEStep, "error" );
-    
-  } else {
-    ISETouchFile( ISEStep, "end" );
-  }
-
-  return ISEExitCode;
-}
-
-
-//
-// UTILITIES
-//
-function ISEStdOut( ISELine ) {
-
-  ISELogFileStr.WriteLine( ISELine );
-  
-  if ( ISELogEcho ) {
-    WScript.StdOut.WriteLine( ISELine );
-  }
-}
-
-function ISEStdErr( ISELine ) {
-  
-  ISELogFileStr.WriteLine( ISELine );
-
-  if ( ISELogEcho ) {
-    WScript.StdErr.WriteLine( ISELine );
-  }
-}
-
-function ISETouchFile( ISERoot, ISEStatus ) {
-
-  var ISETFile = 
-    ISEOpenFile( "." + ISERoot + "." + ISEStatus + ".rst" );
-  ISETFile.Close();
-}
-
-function ISEOpenFile( ISEFilename ) {
-
-  // This function has been updated to deal with a problem seen in CR #870871.
-  // In that case the user runs a script that runs impl_1, and then turns around
-  // and runs impl_1 -to_step write_bitstream. That second run takes place in
-  // the same directory, which means we may hit some of the same files, and in
-  // particular, we will open the runme.log file. Even though this script closes
-  // the file (now), we see cases where a subsequent attempt to open the file
-  // fails. Perhaps the OS is slow to release the lock, or the disk comes into
-  // play? In any case, we try to work around this by first waiting if the file
-  // is already there for an arbitrary 5 seconds. Then we use a try-catch block
-  // and try to open the file 10 times with a one second delay after each attempt.
-  // Again, 10 is arbitrary. But these seem to stop the hang in CR #870871.
-  // If there is an unrecognized exception when trying to open the file, we output
-  // an error message and write details to an exception.log file.
-  var ISEFullPath = ISERunDir + "/" + ISEFilename;
-  if (ISEFileSys.FileExists(ISEFullPath)) {
-    // File is already there. This could be a problem. Wait in case it is still in use.
-    WScript.Sleep(5000);
-  }
-  var i;
-  for (i = 0; i < 10; ++i) {
-    try {
-      return ISEFileSys.OpenTextFile(ISEFullPath, 8, true);
-    } catch (exception) {
-      var error_code = exception.number & 0xFFFF; // The other bits are a facility code.
-      if (error_code == 52) { // 52 is bad file name or number.
-        // Wait a second and try again.
-        WScript.Sleep(1000);
-        continue;
-      } else {
-        WScript.StdErr.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
-        var exceptionFilePath = ISERunDir + "/exception.log";
-        if (!ISEFileSys.FileExists(exceptionFilePath)) {
-          WScript.StdErr.WriteLine("See file " + exceptionFilePath + " for details.");
-          var exceptionFile = ISEFileSys.OpenTextFile(exceptionFilePath, 8, true);
-          exceptionFile.WriteLine("ERROR: Exception caught trying to open file " + ISEFullPath);
-          exceptionFile.WriteLine("\tException name: " + exception.name);
-          exceptionFile.WriteLine("\tException error code: " + error_code);
-          exceptionFile.WriteLine("\tException message: " + exception.message);
-          exceptionFile.Close();
-        }
-        throw exception;
-      }
-    }
-  }
-  // If we reached this point, we failed to open the file after 10 attempts.
-  // We need to error out.
-  WScript.StdErr.WriteLine("ERROR: Failed to open file " + ISEFullPath);
-  WScript.Quit(1);
-}
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/ISEWrap.sh b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/ISEWrap.sh
deleted file mode 100755
index e1a8f5d..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/ISEWrap.sh
+++ /dev/null
@@ -1,63 +0,0 @@
-#!/bin/sh
-
-#
-#  Vivado(TM)
-#  ISEWrap.sh: Vivado Runs Script for UNIX
-#  Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved. 
-#
-
-HD_LOG=$1
-shift
-
-# CHECK for a STOP FILE
-if [ -f .stop.rst ]
-then
-echo ""                                        >> $HD_LOG
-echo "*** Halting run - EA reset detected ***" >> $HD_LOG
-echo ""                                        >> $HD_LOG
-exit 1
-fi
-
-ISE_STEP=$1
-shift
-
-# WRITE STEP HEADER to LOG
-echo ""                      >> $HD_LOG
-echo "*** Running $ISE_STEP" >> $HD_LOG
-echo "    with args $@"      >> $HD_LOG
-echo ""                      >> $HD_LOG
-
-# LAUNCH!
-$ISE_STEP "$@" >> $HD_LOG 2>&1 &
-
-# BEGIN file creation
-ISE_PID=$!
-if [ X != X$HOSTNAME ]
-then
-ISE_HOST=$HOSTNAME #bash
-else
-ISE_HOST=$HOST     #csh
-fi
-ISE_USER=$USER
-ISE_BEGINFILE=.$ISE_STEP.begin.rst
-/bin/touch $ISE_BEGINFILE
-echo "<?xml version=\"1.0\"?>"                                                                     >> $ISE_BEGINFILE
-echo "<ProcessHandle Version=\"1\" Minor=\"0\">"                                                   >> $ISE_BEGINFILE
-echo "    <Process Command=\"$ISE_STEP\" Owner=\"$ISE_USER\" Host=\"$ISE_HOST\" Pid=\"$ISE_PID\">" >> $ISE_BEGINFILE
-echo "    </Process>"                                                                              >> $ISE_BEGINFILE
-echo "</ProcessHandle>"                                                                            >> $ISE_BEGINFILE
-
-# WAIT for ISEStep to finish
-wait $ISE_PID
-
-# END/ERROR file creation
-RETVAL=$?
-if [ $RETVAL -eq 0 ]
-then
-    /bin/touch .$ISE_STEP.end.rst
-else
-    /bin/touch .$ISE_STEP.error.rst
-fi
-
-exit $RETVAL
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/__synthesis_is_complete__ b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/__synthesis_is_complete__
deleted file mode 100644
index e69de29..0000000
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/gen_run.xml b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/gen_run.xml
deleted file mode 100644
index 896b268..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/gen_run.xml
+++ /dev/null
@@ -1,40 +0,0 @@
-<?xml version="1.0" encoding="UTF-8"?>
-<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1608880902">
-  <File Type="VDS-TIMING-PB" Name="pulsegen_v_timing_summary_synth.pb"/>
-  <File Type="VDS-TIMINGSUMMARY" Name="pulsegen_v_timing_summary_synth.rpt"/>
-  <File Type="RDS-DCP" Name="pulsegen_v.dcp"/>
-  <File Type="RDS-UTIL-PB" Name="pulsegen_v_utilization_synth.pb"/>
-  <File Type="RDS-UTIL" Name="pulsegen_v_utilization_synth.rpt"/>
-  <File Type="RDS-PROPCONSTRS" Name="pulsegen_v_drc_synth.rpt"/>
-  <File Type="RDS-RDS" Name="pulsegen_v.vds"/>
-  <File Type="REPORTS-TCL" Name="pulsegen_v_reports.tcl"/>
-  <File Type="PA-TCL" Name="pulsegen_v.tcl"/>
-  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
-    <Filter Type="Srcs"/>
-    <File Path="$PSRCDIR/sources_1/new/pulsegen_v.v">
-      <FileInfo>
-        <Attr Name="UsedIn" Val="synthesis"/>
-        <Attr Name="UsedIn" Val="implementation"/>
-        <Attr Name="UsedIn" Val="simulation"/>
-      </FileInfo>
-    </File>
-    <File Path="$PSRCDIR/sources_1/new/component.xml">
-      <FileInfo SFType="IPXACT"/>
-    </File>
-    <Config>
-      <Option Name="DesignMode" Val="RTL"/>
-      <Option Name="TopModule" Val="pulsegen_v"/>
-      <Option Name="TopAutoSet" Val="TRUE"/>
-    </Config>
-  </FileSet>
-  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
-    <Filter Type="Constrs"/>
-    <Config>
-      <Option Name="ConstrsType" Val="XDC"/>
-    </Config>
-  </FileSet>
-  <Strategy Version="1" Minor="2">
-    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
-    <Step Id="synth_design"/>
-  </Strategy>
-</GenRun>
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/htr.txt b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/htr.txt
deleted file mode 100644
index 0fae7a7..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/htr.txt
+++ /dev/null
@@ -1,9 +0,0 @@
-#
-# Vivado(TM)
-# htr.txt: a Vivado-generated description of how-to-repeat the
-#          the basic steps of a run.  Note that runme.bat/sh needs
-#          to be invoked for Vivado to track run status.
-# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-#
-
-vivado -log pulsegen_v.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pulsegen_v.tcl
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/project.wdf b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/project.wdf
deleted file mode 100644
index e679594..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/project.wdf
+++ /dev/null
@@ -1,31 +0,0 @@
-version:1
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:737263736574636f756e74:32:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f6e73747261696e74736574636f756e74:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64657369676e6d6f6465:52544c:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73796e7468657369737374726174656779:56697661646f2053796e7468657369732044656661756c7473:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:696d706c7374726174656779:56697661646f20496d706c656d656e746174696f6e2044656661756c7473:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e7473796e74686573697372756e:73796e74685f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:63757272656e74696d706c72756e:696d706c5f31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c73796e74686573697372756e73:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:746f74616c696d706c72756e73:31:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:636f72655f636f6e7461696e6572:66616c7365:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:73696d756c61746f725f6c616e6775616765:4d69786564:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f6c616e6775616765:566572696c6f67:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:64656661756c745f6c696272617279:78696c5f64656661756c746c6962:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:7461726765745f73696d756c61746f72:5853696d:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f717565737461:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6c61756e63685f73696d756c6174696f6e5f61637469766568646c:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f7873696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f6d6f64656c73696d:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f717565737461:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f696573:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f766373:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f72697669657261:30:00:00
-70726f6a656374:76697661646f5f75736167655c70726f6a6563745f64617461:6578706f72745f73696d756c6174696f6e5f61637469766568646c:30:00:00
-5f5f48494444454e5f5f:5f5f48494444454e5f5f:50726f6a65637455554944:3637643230663563383234333433643038353837316264656633383530323237:506172656e742050412070726f6a656374204944:00
-eof:3429047775
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.dcp b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.dcp
deleted file mode 100644
index 489d320..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.dcp and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.tcl b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.tcl
deleted file mode 100644
index d835c19..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.tcl
+++ /dev/null
@@ -1,52 +0,0 @@
-# 
-# Synthesis run script generated by Vivado
-# 
-
-set TIME_start [clock seconds] 
-proc create_report { reportName command } {
-  set status "."
-  append status $reportName ".fail"
-  if { [file exists $status] } {
-    eval file delete [glob $status]
-  }
-  send_msg_id runtcl-4 info "Executing : $command"
-  set retval [eval catch { $command } msg]
-  if { $retval != 0 } {
-    set fp [open $status w]
-    close $fp
-    send_msg_id runtcl-5 warning "$msg"
-  }
-}
-create_project -in_memory -part xc7z020clg400-1
-
-set_param project.singleFileAddWarning.threshold 0
-set_param project.compositeFile.enableAutoGeneration 0
-set_param synth.vivado.isSynthRun true
-set_property webtalk.parent_dir /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.cache/wt [current_project]
-set_property parent.project_path /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.xpr [current_project]
-set_property default_lib xil_defaultlib [current_project]
-set_property target_language Verilog [current_project]
-set_property ip_repo_paths /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new [current_project]
-set_property ip_output_repo /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.cache/ip [current_project]
-set_property ip_cache_permissions {read write} [current_project]
-read_verilog -library xil_defaultlib /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v
-# Mark all dcp files as not used in implementation to prevent them from being
-# stitched into the results of this synthesis run. Any black boxes in the
-# design are intentionally left as such for best results. Dcp files will be
-# stitched into the design at a later time, either when this synthesis run is
-# opened, or when it is stitched into a dependent implementation run.
-foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
-  set_property used_in_implementation false $dcp
-}
-set_param ips.enableIPCacheLiteLoad 0
-close [open __synthesis_is_running__ w]
-
-synth_design -top pulsegen_v -part xc7z020clg400-1
-
-
-# disable binary constraint mode for synth run checkpoints
-set_param constraints.enableBinaryConstraints false
-write_checkpoint -force -noxdef pulsegen_v.dcp
-create_report "synth_1_synth_report_utilization_0" "report_utilization -file pulsegen_v_utilization_synth.rpt -pb pulsegen_v_utilization_synth.pb"
-file delete __synthesis_is_running__
-close [open __synthesis_is_complete__ w]
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.vds b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.vds
deleted file mode 100644
index 36d82fb..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.vds
+++ /dev/null
@@ -1,252 +0,0 @@
-#-----------------------------------------------------------
-# Vivado v2018.2 (64-bit)
-# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
-# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
-# Start of session at: Thu Dec 24 23:21:46 2020
-# Process ID: 17362
-# Current directory: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1
-# Command line: vivado -log pulsegen_v.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pulsegen_v.tcl
-# Log file: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.vds
-# Journal file: /home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/vivado.jou
-#-----------------------------------------------------------
-source pulsegen_v.tcl -notrace
-Command: synth_design -top pulsegen_v -part xc7z020clg400-1
-Starting synth_design
-Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
-INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
-INFO: Launching helper process for spawning children vivado processes
-INFO: Helper process launched with PID 17383 
----------------------------------------------------------------------------------
-Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1306.324 ; gain = 86.672 ; free physical = 275 ; free virtual = 32896
----------------------------------------------------------------------------------
-INFO: [Synth 8-6157] synthesizing module 'pulsegen_v' [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:23]
-INFO: [Synth 8-6155] done synthesizing module 'pulsegen_v' (1#1) [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:23]
----------------------------------------------------------------------------------
-Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.949 ; gain = 131.297 ; free physical = 284 ; free virtual = 32911
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1350.949 ; gain = 131.297 ; free physical = 283 ; free virtual = 32910
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Loading Part and Timing Information
----------------------------------------------------------------------------------
-Loading part: xc7z020clg400-1
----------------------------------------------------------------------------------
-Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1358.953 ; gain = 139.301 ; free physical = 283 ; free virtual = 32910
----------------------------------------------------------------------------------
-INFO: [Device 21-403] Loading part xc7z020clg400-1
-WARNING: [Synth 8-327] inferring latch for variable 'trigger_reg' [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:36]
----------------------------------------------------------------------------------
-Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1366.961 ; gain = 147.309 ; free physical = 257 ; free virtual = 32894
----------------------------------------------------------------------------------
-
-Report RTL Partitions: 
-+-+--------------+------------+----------+
-| |RTL Partition |Replication |Instances |
-+-+--------------+------------+----------+
-+-+--------------+------------+----------+
-No constraint files found.
----------------------------------------------------------------------------------
-Start RTL Component Statistics 
----------------------------------------------------------------------------------
-Detailed RTL Component Info : 
-+---Adders : 
-	   2 Input      2 Bit       Adders := 1     
-+---Registers : 
-	                8 Bit    Registers := 1     
-	                2 Bit    Registers := 1     
-	                1 Bit    Registers := 2     
----------------------------------------------------------------------------------
-Finished RTL Component Statistics 
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start RTL Hierarchical Component Statistics 
----------------------------------------------------------------------------------
-Hierarchical RTL Component report 
-Module pulsegen_v 
-Detailed RTL Component Info : 
-+---Adders : 
-	   2 Input      2 Bit       Adders := 1     
-+---Registers : 
-	                8 Bit    Registers := 1     
-	                2 Bit    Registers := 1     
-	                1 Bit    Registers := 2     
----------------------------------------------------------------------------------
-Finished RTL Hierarchical Component Statistics
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Part Resource Summary
----------------------------------------------------------------------------------
-Part Resources:
-DSPs: 220 (col length:60)
-BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
----------------------------------------------------------------------------------
-Finished Part Resource Summary
----------------------------------------------------------------------------------
-No constraint files found.
----------------------------------------------------------------------------------
-Start Cross Boundary and Area Optimization
----------------------------------------------------------------------------------
-Warning: Parallel synthesis criteria is not met 
-INFO: [Synth 8-3333] propagating constant 1 across sequential element (valid_out_reg)
-INFO: [Synth 8-3886] merging instance 'O_reg[1]' (FDR) to 'O_reg[2]'
-INFO: [Synth 8-3886] merging instance 'O_reg[2]' (FDR) to 'O_reg[3]'
-INFO: [Synth 8-3886] merging instance 'O_reg[3]' (FDR) to 'O_reg[4]'
-INFO: [Synth 8-3886] merging instance 'O_reg[4]' (FDR) to 'O_reg[5]'
-INFO: [Synth 8-3886] merging instance 'O_reg[5]' (FDR) to 'O_reg[6]'
-INFO: [Synth 8-3886] merging instance 'O_reg[6]' (FDR) to 'O_reg[7]'
-INFO: [Synth 8-3333] propagating constant 0 across sequential element (\O_reg[7] )
-WARNING: [Synth 8-3332] Sequential element (trigger_reg) is unused and will be removed from module pulsegen_v.
-CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'trigger_reg/Q' [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:44]
-CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:44]
-CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/pulsegen_v.v:44]
-WARNING: [Synth 8-3332] Sequential element (trigger_reg__0) is unused and will be removed from module pulsegen_v.
-WARNING: [Synth 8-3332] Sequential element (O_reg[7]) is unused and will be removed from module pulsegen_v.
-WARNING: [Synth 8-3332] Sequential element (valid_out_reg) is unused and will be removed from module pulsegen_v.
-WARNING: [Synth 8-3332] Sequential element (reset_reg) is unused and will be removed from module pulsegen_v.
----------------------------------------------------------------------------------
-Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 207 ; free virtual = 32690
----------------------------------------------------------------------------------
-
-Report RTL Partitions: 
-+-+--------------+------------+----------+
-| |RTL Partition |Replication |Instances |
-+-+--------------+------------+----------+
-+-+--------------+------------+----------+
-No constraint files found.
----------------------------------------------------------------------------------
-Start Timing Optimization
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 206 ; free virtual = 32689
----------------------------------------------------------------------------------
-
-Report RTL Partitions: 
-+-+--------------+------------+----------+
-| |RTL Partition |Replication |Instances |
-+-+--------------+------------+----------+
-+-+--------------+------------+----------+
----------------------------------------------------------------------------------
-Start Technology Mapping
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 205 ; free virtual = 32687
----------------------------------------------------------------------------------
-
-Report RTL Partitions: 
-+-+--------------+------------+----------+
-| |RTL Partition |Replication |Instances |
-+-+--------------+------------+----------+
-+-+--------------+------------+----------+
----------------------------------------------------------------------------------
-Start IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Flattening Before IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Flattening Before IO Insertion
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Final Netlist Cleanup
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Final Netlist Cleanup
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
----------------------------------------------------------------------------------
-
-Report Check Netlist: 
-+------+------------------+-------+---------+-------+------------------+
-|      |Item              |Errors |Warnings |Status |Description       |
-+------+------------------+-------+---------+-------+------------------+
-|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
-+------+------------------+-------+---------+-------+------------------+
----------------------------------------------------------------------------------
-Start Renaming Generated Instances
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
----------------------------------------------------------------------------------
-
-Report RTL Partitions: 
-+-+--------------+------------+----------+
-| |RTL Partition |Replication |Instances |
-+-+--------------+------------+----------+
-+-+--------------+------------+----------+
----------------------------------------------------------------------------------
-Start Rebuilding User Hierarchy
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Ports
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Handling Custom Attributes
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Renaming Generated Nets
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
----------------------------------------------------------------------------------
----------------------------------------------------------------------------------
-Start Writing Synthesis Report
----------------------------------------------------------------------------------
-
-Report BlackBoxes: 
-+-+--------------+----------+
-| |BlackBox name |Instances |
-+-+--------------+----------+
-+-+--------------+----------+
-
-Report Cell Usage: 
-+------+-----+------+
-|      |Cell |Count |
-+------+-----+------+
-|1     |BUFG |     1|
-|2     |LUT1 |     2|
-|3     |LUT2 |     1|
-|4     |FDRE |     3|
-|5     |IBUF |     1|
-|6     |OBUF |     9|
-+------+-----+------+
-
-Report Instance Areas: 
-+------+---------+-------+------+
-|      |Instance |Module |Cells |
-+------+---------+-------+------+
-|1     |top      |       |    17|
-+------+---------+-------+------+
----------------------------------------------------------------------------------
-Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 204 ; free virtual = 32687
----------------------------------------------------------------------------------
-Synthesis finished with 0 errors, 3 critical warnings and 6 warnings.
-Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.703 ; gain = 278.051 ; free physical = 206 ; free virtual = 32689
-Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:03 . Memory (MB): peak = 1497.711 ; gain = 278.051 ; free physical = 206 ; free virtual = 32689
-INFO: [Project 1-571] Translating synthesized netlist
-INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
-INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
-INFO: [Project 1-570] Preparing netlist for logic optimization
-INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
-INFO: [Project 1-111] Unisim Transformation Summary:
-No Unisim elements were transformed.
-
-INFO: [Common 17-83] Releasing license: Synthesis
-19 Infos, 6 Warnings, 3 Critical Warnings and 0 Errors encountered.
-synth_design completed successfully
-synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:01:07 . Memory (MB): peak = 1640.754 ; gain = 432.883 ; free physical = 216 ; free virtual = 32640
-WARNING: [Constraints 18-5210] No constraint will be written out.
-INFO: [Common 17-1381] The checkpoint '/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v.dcp' has been generated.
-INFO: [runtcl-4] Executing : report_utilization -file pulsegen_v_utilization_synth.rpt -pb pulsegen_v_utilization_synth.pb
-report_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1664.766 ; gain = 0.000 ; free physical = 211 ; free virtual = 32639
-INFO: [Common 17-206] Exiting Vivado at Thu Dec 24 23:23:08 2020...
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v_utilization_synth.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v_utilization_synth.pb
deleted file mode 100644
index 0b50371..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v_utilization_synth.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v_utilization_synth.rpt b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v_utilization_synth.rpt
deleted file mode 100644
index 8ac7ebe..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/pulsegen_v_utilization_synth.rpt
+++ /dev/null
@@ -1,173 +0,0 @@
-Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
-| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Thu Dec 24 23:23:08 2020
-| Host         : colindrewes running 64-bit Ubuntu 18.04.5 LTS
-| Command      : report_utilization -file pulsegen_v_utilization_synth.rpt -pb pulsegen_v_utilization_synth.pb
-| Design       : pulsegen_v
-| Device       : 7z020clg400-1
-| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------
-
-Utilization Design Information
-
-Table of Contents
------------------
-1. Slice Logic
-1.1 Summary of Registers by Type
-2. Memory
-3. DSP
-4. IO and GT Specific
-5. Clocking
-6. Specific Feature
-7. Primitives
-8. Black Boxes
-9. Instantiated Netlists
-
-1. Slice Logic
---------------
-
-+-------------------------+------+-------+-----------+-------+
-|        Site Type        | Used | Fixed | Available | Util% |
-+-------------------------+------+-------+-----------+-------+
-| Slice LUTs*             |    2 |     0 |     53200 | <0.01 |
-|   LUT as Logic          |    2 |     0 |     53200 | <0.01 |
-|   LUT as Memory         |    0 |     0 |     17400 |  0.00 |
-| Slice Registers         |    3 |     0 |    106400 | <0.01 |
-|   Register as Flip Flop |    3 |     0 |    106400 | <0.01 |
-|   Register as Latch     |    0 |     0 |    106400 |  0.00 |
-| F7 Muxes                |    0 |     0 |     26600 |  0.00 |
-| F8 Muxes                |    0 |     0 |     13300 |  0.00 |
-+-------------------------+------+-------+-----------+-------+
-* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
-
-
-1.1 Summary of Registers by Type
---------------------------------
-
-+-------+--------------+-------------+--------------+
-| Total | Clock Enable | Synchronous | Asynchronous |
-+-------+--------------+-------------+--------------+
-| 0     |            _ |           - |            - |
-| 0     |            _ |           - |          Set |
-| 0     |            _ |           - |        Reset |
-| 0     |            _ |         Set |            - |
-| 0     |            _ |       Reset |            - |
-| 0     |          Yes |           - |            - |
-| 0     |          Yes |           - |          Set |
-| 0     |          Yes |           - |        Reset |
-| 0     |          Yes |         Set |            - |
-| 3     |          Yes |       Reset |            - |
-+-------+--------------+-------------+--------------+
-
-
-2. Memory
----------
-
-+----------------+------+-------+-----------+-------+
-|    Site Type   | Used | Fixed | Available | Util% |
-+----------------+------+-------+-----------+-------+
-| Block RAM Tile |    0 |     0 |       140 |  0.00 |
-|   RAMB36/FIFO* |    0 |     0 |       140 |  0.00 |
-|   RAMB18       |    0 |     0 |       280 |  0.00 |
-+----------------+------+-------+-----------+-------+
-* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1
-
-
-3. DSP
-------
-
-+-----------+------+-------+-----------+-------+
-| Site Type | Used | Fixed | Available | Util% |
-+-----------+------+-------+-----------+-------+
-| DSPs      |    0 |     0 |       220 |  0.00 |
-+-----------+------+-------+-----------+-------+
-
-
-4. IO and GT Specific
----------------------
-
-+-----------------------------+------+-------+-----------+-------+
-|          Site Type          | Used | Fixed | Available | Util% |
-+-----------------------------+------+-------+-----------+-------+
-| Bonded IOB                  |   10 |     0 |       125 |  8.00 |
-| Bonded IPADs                |    0 |     0 |         2 |  0.00 |
-| Bonded IOPADs               |    0 |     0 |       130 |  0.00 |
-| PHY_CONTROL                 |    0 |     0 |         4 |  0.00 |
-| PHASER_REF                  |    0 |     0 |         4 |  0.00 |
-| OUT_FIFO                    |    0 |     0 |        16 |  0.00 |
-| IN_FIFO                     |    0 |     0 |        16 |  0.00 |
-| IDELAYCTRL                  |    0 |     0 |         4 |  0.00 |
-| IBUFDS                      |    0 |     0 |       121 |  0.00 |
-| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        16 |  0.00 |
-| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        16 |  0.00 |
-| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       200 |  0.00 |
-| ILOGIC                      |    0 |     0 |       125 |  0.00 |
-| OLOGIC                      |    0 |     0 |       125 |  0.00 |
-+-----------------------------+------+-------+-----------+-------+
-
-
-5. Clocking
------------
-
-+------------+------+-------+-----------+-------+
-|  Site Type | Used | Fixed | Available | Util% |
-+------------+------+-------+-----------+-------+
-| BUFGCTRL   |    1 |     0 |        32 |  3.13 |
-| BUFIO      |    0 |     0 |        16 |  0.00 |
-| MMCME2_ADV |    0 |     0 |         4 |  0.00 |
-| PLLE2_ADV  |    0 |     0 |         4 |  0.00 |
-| BUFMRCE    |    0 |     0 |         8 |  0.00 |
-| BUFHCE     |    0 |     0 |        72 |  0.00 |
-| BUFR       |    0 |     0 |        16 |  0.00 |
-+------------+------+-------+-----------+-------+
-
-
-6. Specific Feature
--------------------
-
-+-------------+------+-------+-----------+-------+
-|  Site Type  | Used | Fixed | Available | Util% |
-+-------------+------+-------+-----------+-------+
-| BSCANE2     |    0 |     0 |         4 |  0.00 |
-| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
-| DNA_PORT    |    0 |     0 |         1 |  0.00 |
-| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
-| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
-| ICAPE2      |    0 |     0 |         2 |  0.00 |
-| STARTUPE2   |    0 |     0 |         1 |  0.00 |
-| XADC        |    0 |     0 |         1 |  0.00 |
-+-------------+------+-------+-----------+-------+
-
-
-7. Primitives
--------------
-
-+----------+------+---------------------+
-| Ref Name | Used | Functional Category |
-+----------+------+---------------------+
-| OBUF     |    9 |                  IO |
-| FDRE     |    3 |        Flop & Latch |
-| LUT1     |    2 |                 LUT |
-| LUT2     |    1 |                 LUT |
-| IBUF     |    1 |                  IO |
-| BUFG     |    1 |               Clock |
-+----------+------+---------------------+
-
-
-8. Black Boxes
---------------
-
-+----------+------+
-| Ref Name | Used |
-+----------+------+
-
-
-9. Instantiated Netlists
-------------------------
-
-+----------+------+
-| Ref Name | Used |
-+----------+------+
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/rundef.js b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/rundef.js
deleted file mode 100644
index e47c104..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/rundef.js
+++ /dev/null
@@ -1,40 +0,0 @@
-//
-// Vivado(TM)
-// rundef.js: a Vivado-generated Runs Script for WSH 5.1/5.6
-// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-//
-
-echo "This script was generated under a different operating system."
-echo "Please update the PATH variable below, before executing this script"
-exit
-
-var WshShell = new ActiveXObject( "WScript.Shell" );
-var ProcEnv = WshShell.Environment( "Process" );
-var PathVal = ProcEnv("PATH");
-if ( PathVal.length == 0 ) {
-  PathVal = "/home/colin/Xilinx/SDK/2018.2/bin:/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/bin/lin64;/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/lib/lin64;/home/colin/Xilinx/Vivado/2018.2/bin;";
-} else {
-  PathVal = "/home/colin/Xilinx/SDK/2018.2/bin:/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/bin/lin64;/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/lib/lin64;/home/colin/Xilinx/Vivado/2018.2/bin;" + PathVal;
-}
-
-ProcEnv("PATH") = PathVal;
-
-var RDScrFP = WScript.ScriptFullName;
-var RDScrN = WScript.ScriptName;
-var RDScrDir = RDScrFP.substr( 0, RDScrFP.length - RDScrN.length - 1 );
-var ISEJScriptLib = RDScrDir + "/ISEWrap.js";
-eval( EAInclude(ISEJScriptLib) );
-
-
-ISEStep( "vivado",
-         "-log pulsegen_v.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pulsegen_v.tcl" );
-
-
-
-function EAInclude( EAInclFilename ) {
-  var EAFso = new ActiveXObject( "Scripting.FileSystemObject" );
-  var EAInclFile = EAFso.OpenTextFile( EAInclFilename );
-  var EAIFContents = EAInclFile.ReadAll();
-  EAInclFile.Close();
-  return EAIFContents;
-}
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/runme.bat b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/runme.bat
deleted file mode 100644
index 8eb74b1..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/runme.bat
+++ /dev/null
@@ -1,11 +0,0 @@
-@echo off
-
-rem  Vivado (TM)
-rem  runme.bat: a Vivado-generated Script
-rem  Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-
-
-set HD_SDIR=%~dp0
-cd /d "%HD_SDIR%"
-set PATH=%SYSTEMROOT%\system32;%PATH%
-cscript /nologo /E:JScript "%HD_SDIR%\rundef.js" %*
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/runme.sh b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/runme.sh
deleted file mode 100755
index 3dab469..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/runme.sh
+++ /dev/null
@@ -1,39 +0,0 @@
-#!/bin/sh
-
-# 
-# Vivado(TM)
-# runme.sh: a Vivado-generated Runs Script for UNIX
-# Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-# 
-
-if [ -z "$PATH" ]; then
-  PATH=/home/colin/Xilinx/SDK/2018.2/bin:/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/bin/lin64:/home/colin/Xilinx/Vivado/2018.2/bin
-else
-  PATH=/home/colin/Xilinx/SDK/2018.2/bin:/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/bin/lin64:/home/colin/Xilinx/Vivado/2018.2/bin:$PATH
-fi
-export PATH
-
-if [ -z "$LD_LIBRARY_PATH" ]; then
-  LD_LIBRARY_PATH=/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/lib/lin64
-else
-  LD_LIBRARY_PATH=/home/colin/Xilinx/Vivado/2018.2/ids_lite/ISE/lib/lin64:$LD_LIBRARY_PATH
-fi
-export LD_LIBRARY_PATH
-
-HD_PWD='/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1'
-cd "$HD_PWD"
-
-HD_LOG=runme.log
-/bin/touch $HD_LOG
-
-ISEStep="./ISEWrap.sh"
-EAStep()
-{
-     $ISEStep $HD_LOG "$@" >> $HD_LOG 2>&1
-     if [ $? -ne 0 ]
-     then
-         exit
-     fi
-}
-
-EAStep vivado -log pulsegen_v.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pulsegen_v.tcl
diff --git a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/vivado.pb b/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/vivado.pb
deleted file mode 100644
index fae4826..0000000
Binary files a/burn/ip/pulsegen_v/pulsegen_v.runs/synth_1/vivado.pb and /dev/null differ
diff --git a/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/xgui/pulsegen_sync_v1_0.tcl b/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/xgui/pulsegen_sync_v1_0.tcl
deleted file mode 100644
index 0db18e9..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.srcs/sources_1/new/xgui/pulsegen_sync_v1_0.tcl
+++ /dev/null
@@ -1,10 +0,0 @@
-# Definitional proc to organize widgets for parameters.
-proc init_gui { IPINST } {
-  ipgui::add_param $IPINST -name "Component_Name"
-  #Adding Page
-  ipgui::add_page $IPINST -name "Page 0"
-
-
-}
-
-
diff --git a/burn/ip/pulsegen_v/pulsegen_v.xpr b/burn/ip/pulsegen_v/pulsegen_v.xpr
deleted file mode 100644
index 6d5c79b..0000000
--- a/burn/ip/pulsegen_v/pulsegen_v.xpr
+++ /dev/null
@@ -1,151 +0,0 @@
-<?xml version="1.0" encoding="UTF-8"?>
-<!-- Product Version: Vivado v2018.2 (64-bit)              -->
-<!--                                                         -->
-<!-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   -->
-
-<Project Version="7" Minor="38" Path="/home/colin/Desktop/PL-Sensors/burn/ip/pulsegen_v/pulsegen_v.xpr">
-  <DefaultLaunch Dir="$PRUNDIR"/>
-  <Configuration>
-    <Option Name="Id" Val="67d20f5c824343d085871bdef3850227"/>
-    <Option Name="Part" Val="xc7z020clg400-1"/>
-    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
-    <Option Name="CompiledLibDirXSim" Val=""/>
-    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
-    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
-    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
-    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
-    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
-    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
-    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
-    <Option Name="BoardPart" Val=""/>
-    <Option Name="ActiveSimSet" Val="sim_1"/>
-    <Option Name="DefaultLib" Val="xil_defaultlib"/>
-    <Option Name="ProjectType" Val="Default"/>
-    <Option Name="IPRepoPath" Val="$PSRCDIR/sources_1/new"/>
-    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
-    <Option Name="IPCachePermission" Val="read"/>
-    <Option Name="IPCachePermission" Val="write"/>
-    <Option Name="EnableCoreContainer" Val="FALSE"/>
-    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
-    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
-    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
-    <Option Name="EnableBDX" Val="FALSE"/>
-    <Option Name="DSAVendor" Val="xilinx"/>
-    <Option Name="DSANumComputeUnits" Val="60"/>
-    <Option Name="WTXSimLaunchSim" Val="0"/>
-    <Option Name="WTModelSimLaunchSim" Val="0"/>
-    <Option Name="WTQuestaLaunchSim" Val="0"/>
-    <Option Name="WTIesLaunchSim" Val="0"/>
-    <Option Name="WTVcsLaunchSim" Val="0"/>
-    <Option Name="WTRivieraLaunchSim" Val="0"/>
-    <Option Name="WTActivehdlLaunchSim" Val="0"/>
-    <Option Name="WTXSimExportSim" Val="0"/>
-    <Option Name="WTModelSimExportSim" Val="0"/>
-    <Option Name="WTQuestaExportSim" Val="0"/>
-    <Option Name="WTIesExportSim" Val="0"/>
-    <Option Name="WTVcsExportSim" Val="0"/>
-    <Option Name="WTRivieraExportSim" Val="0"/>
-    <Option Name="WTActivehdlExportSim" Val="0"/>
-    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
-    <Option Name="XSimRadix" Val="hex"/>
-    <Option Name="XSimTimeUnit" Val="ns"/>
-    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
-    <Option Name="XSimTraceLimit" Val="65536"/>
-    <Option Name="SimTypes" Val="rtl"/>
-    <Option Name="SimTypes" Val="bfm"/>
-    <Option Name="SimTypes" Val="tlm"/>
-    <Option Name="SimTypes" Val="tlm_dpi"/>
-    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
-  </Configuration>
-  <FileSets Version="1" Minor="31">
-    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
-      <Filter Type="Srcs"/>
-      <File Path="$PSRCDIR/sources_1/new/pulsegen_v.v">
-        <FileInfo>
-          <Attr Name="UsedIn" Val="synthesis"/>
-          <Attr Name="UsedIn" Val="implementation"/>
-          <Attr Name="UsedIn" Val="simulation"/>
-        </FileInfo>
-      </File>
-      <File Path="$PSRCDIR/sources_1/new/component.xml">
-        <FileInfo SFType="IPXACT"/>
-      </File>
-      <Config>
-        <Option Name="DesignMode" Val="RTL"/>
-        <Option Name="TopModule" Val="pulsegen_v"/>
-        <Option Name="TopAutoSet" Val="TRUE"/>
-      </Config>
-    </FileSet>
-    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
-      <Filter Type="Constrs"/>
-      <Config>
-        <Option Name="ConstrsType" Val="XDC"/>
-      </Config>
-    </FileSet>
-    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
-      <Filter Type="Srcs"/>
-      <Config>
-        <Option Name="DesignMode" Val="RTL"/>
-        <Option Name="TopModule" Val="pulsegen_v"/>
-        <Option Name="TopLib" Val="xil_defaultlib"/>
-        <Option Name="TopAutoSet" Val="TRUE"/>
-        <Option Name="TransportPathDelay" Val="0"/>
-        <Option Name="TransportIntDelay" Val="0"/>
-        <Option Name="SrcSet" Val="sources_1"/>
-      </Config>
-    </FileSet>
-  </FileSets>
-  <Simulators>
-    <Simulator Name="XSim">
-      <Option Name="Description" Val="Vivado Simulator"/>
-      <Option Name="CompiledLib" Val="0"/>
-    </Simulator>
-    <Simulator Name="ModelSim">
-      <Option Name="Description" Val="ModelSim Simulator"/>
-    </Simulator>
-    <Simulator Name="Questa">
-      <Option Name="Description" Val="Questa Advanced Simulator"/>
-    </Simulator>
-    <Simulator Name="IES">
-      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
-    </Simulator>
-    <Simulator Name="Xcelium">
-      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
-    </Simulator>
-    <Simulator Name="VCS">
-      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
-    </Simulator>
-    <Simulator Name="Riviera">
-      <Option Name="Description" Val="Riviera-PRO Simulator"/>
-    </Simulator>
-  </Simulators>
-  <Runs Version="1" Minor="10">
-    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
-      <Strategy Version="1" Minor="2">
-        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
-        <Step Id="synth_design"/>
-      </Strategy>
-      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
-      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2018"/>
-      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
-    </Run>
-    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
-      <Strategy Version="1" Minor="2">
-        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
-        <Step Id="init_design"/>
-        <Step Id="opt_design"/>
-        <Step Id="power_opt_design"/>
-        <Step Id="place_design"/>
-        <Step Id="post_place_power_opt_design"/>
-        <Step Id="phys_opt_design"/>
-        <Step Id="route_design"/>
-        <Step Id="post_route_phys_opt_design"/>
-        <Step Id="write_bitstream"/>
-      </Strategy>
-      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
-      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2018"/>
-      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
-    </Run>
-  </Runs>
-  <Board/>
-</Project>
diff --git a/burn/z1/base/base.bit b/burn/z1/base/base.bit
index a4b4557..0080282 100644
Binary files a/burn/z1/base/base.bit and b/burn/z1/base/base.bit differ
diff --git a/burn/z1/base/base.rpt b/burn/z1/base/base.rpt
index 78fd8e1..2ce17e7 100644
--- a/burn/z1/base/base.rpt
+++ b/burn/z1/base/base.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
 --------------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Fri Apr 15 14:05:12 2022
+| Date         : Wed May 11 17:25:14 2022
 | Host         : fabricant running 64-bit Ubuntu 18.04.4 LTS
 | Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 200 -input_pins -name timing -file base.rpt
 | Design       : base_wrapper
diff --git a/burn/z1/base/base.tcl b/burn/z1/base/base.tcl
index e1ee2e9..c0f35c3 100644
--- a/burn/z1/base/base.tcl
+++ b/burn/z1/base/base.tcl
@@ -60,7 +60,7 @@ xilinx.com:ip:xlconcat:2.1\
 user.org:user:launchpad:1.0\
 xilinx.com:ip:axi_protocol_converter:2.1\
 UCSD:hlsip:pulsegen:1.0\
-user.org:user:pulsegen_sync:1.0\
+colindrewes.com:colindrewes:pulsegen_v:1.0\
 "
 
    set list_ips_missing ""
@@ -264,7 +264,7 @@ proc create_hier_cell_chain0 { parentCell nameHier } {
   set pulsegen [ create_bd_cell -type ip -vlnv UCSD:hlsip:pulsegen:1.0 pulsegen ]
 
   # Create instance: pulsegen_sync_0, and set properties
-  set pulsegen_sync_0 [ create_bd_cell -type ip -vlnv user.org:user:pulsegen_sync:1.0 pulsegen_sync_0 ]
+  set pulsegen_sync_0 [ create_bd_cell -type ip -vlnv colindrewes.com:colindrewes:pulsegen_v:1.0 pulsegen_sync_0 ]
 
   # Create instance: resetGpio, and set properties
   set resetGpio [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 resetGpio ]
diff --git a/burn/z1/picorv/picorv32.bit b/burn/z1/picorv/picorv32.bit
index 1344115..ae7c6f9 100644
Binary files a/burn/z1/picorv/picorv32.bit and b/burn/z1/picorv/picorv32.bit differ
diff --git a/burn/z1/picorv/picorv32.rpt b/burn/z1/picorv/picorv32.rpt
index a821331..d9424ba 100644
--- a/burn/z1/picorv/picorv32.rpt
+++ b/burn/z1/picorv/picorv32.rpt
@@ -1,7 +1,7 @@
 Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
 ------------------------------------------------------------------------------------------------------------------------------------------------------------------
 | Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-| Date         : Fri Apr 15 14:10:48 2022
+| Date         : Wed May 11 17:31:06 2022
 | Host         : fabricant running 64-bit Ubuntu 18.04.4 LTS
 | Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 200 -input_pins -name timing -file picorv32.rpt
 | Design       : picorv32_wrapper
diff --git a/burn/z1/picorv/picorv32.tcl b/burn/z1/picorv/picorv32.tcl
index 62ae7a9..825c328 100644
--- a/burn/z1/picorv/picorv32.tcl
+++ b/burn/z1/picorv/picorv32.tcl
@@ -59,7 +59,7 @@ xilinx.com:ip:xlconcat:2.1\
 user.org:user:launchpad:1.0\
 xilinx.com:ip:axi_protocol_converter:2.1\
 UCSD:hlsip:pulsegen:1.0\
-user.org:user:pulsegen_sync:1.0\
+colindrewes.com:colindrewes:pulsegen_v:1.0\
 xilinx.com:ip:axi_gpio:2.0\
 cliffordwolf:ip:picorv32_bram:1.0\
 xilinx.com:ip:axi_bram_ctrl:4.0\
@@ -390,7 +390,7 @@ proc create_hier_cell_chain0 { parentCell nameHier } {
   set pulsegen [ create_bd_cell -type ip -vlnv UCSD:hlsip:pulsegen:1.0 pulsegen ]
 
   # Create instance: pulsegen_sync_0, and set properties
-  set pulsegen_sync_0 [ create_bd_cell -type ip -vlnv user.org:user:pulsegen_sync:1.0 pulsegen_sync_0 ]
+  set pulsegen_sync_0 [ create_bd_cell -type ip -vlnv colindrewes.com:colindrewes:pulsegen_v:1.0 pulsegen_sync_0 ]
 
   # Create instance: resetGpio, and set properties
   set resetGpio [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 resetGpio ]