generated from chipsalliance/chisel-template
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathflake.nix
44 lines (40 loc) · 1.2 KB
/
flake.nix
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
{
description = "A flake to provide an environment for fpga";
inputs = {
nixpkgs.url = "github:NixOS/nixpkgs";
flake-utils.url = "github:numtide/flake-utils";
};
outputs = { self, nixpkgs, flake-utils }:
flake-utils.lib.eachDefaultSystem (system:
let
pkgs = import nixpkgs { inherit system; };
libPath = pkgs.lib.makeLibraryPath [ ]; # 外部库用在 nix 环境中
verilatorIncludePath = "${pkgs.verilator}/share/verilator/include";
in {
devShell = pkgs.mkShell {
buildInputs = with pkgs; [
# scala
sbt
temurin-bin-17
metals
mill
metals
bloop
# c++
# rocmPackages.llvm.clang-tools-extra
verilator
bear
# utils
qemu
(with pkgsCross.riscv32-embedded; [ buildPackages.gcc ])
yosys
verible
];
shellHook = ''
export C_INCLUDE_PATH=${verilatorIncludePath}:$C_INCLUDE_PATH
export CPLUS_INCLUDE_PATH=${verilatorIncludePath}:$CPLUS_INCLUDE_PATH
export MAKEFLAGS="-j$(nproc)"
'';
};
});
}