forked from fan19-hub/ECE385-Dad-n-Me-on-FPGA
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathlab8.flow.rpt
executable file
·140 lines (119 loc) · 11.1 KB
/
lab8.flow.rpt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
Flow report for lab8
Tue Jan 04 17:56:43 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Flow Summary
3. Flow Settings
4. Flow Non-Default Global Settings
5. Flow Elapsed Time
6. Flow OS Summary
7. Flow Log
8. Flow Messages
9. Flow Suppressed Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 2018 Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Intel Program License
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors. Please
refer to the applicable agreement for further details.
+--------------------------------------------------------------------------------------+
; Flow Summary ;
+------------------------------------+-------------------------------------------------+
; Flow Status ; Successful - Tue Jan 04 17:56:43 2022 ;
; Quartus Prime Version ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name ; lab8 ;
; Top-level Entity Name ; lab8 ;
; Family ; Cyclone IV E ;
; Device ; EP4CE115F29C7 ;
; Timing Models ; Final ;
; Total logic elements ; 14,652 ;
; Total combinational functions ; 13,616 ;
; Dedicated logic registers ; 2,587 ;
; Total registers ; 2587 ;
; Total pins ; 265 ;
; Total virtual pins ; 0 ;
; Total memory bits ; 676,421 ;
; Embedded Multiplier 9-bit elements ; 28 ;
; Total PLLs ; 2 ;
+------------------------------------+-------------------------------------------------+
+-----------------------------------------+
; Flow Settings ;
+-------------------+---------------------+
; Option ; Setting ;
+-------------------+---------------------+
; Start date & time ; 01/04/2022 16:20:06 ;
; Main task ; Compilation ;
; Revision Name ; lab8 ;
+-------------------+---------------------+
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings ;
+--------------------------------------+------------------------------------------------------------+---------------+-----------------+----------------+
; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ;
+--------------------------------------+------------------------------------------------------------+---------------+-----------------+----------------+
; COMPILER_SIGNATURE_ID ; 277375803430837.164128440612688 ; -- ; -- ; -- ;
; EDA_DESIGN_INSTANCE_NAME ; NA ; -- ; -- ; testbench ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; testbench ; -- ; -- ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT ; Systemverilog Hdl ; -- ; -- ; eda_simulation ;
; EDA_SIMULATION_TOOL ; ModelSim-Altera (SystemVerilog) ; <None> ; -- ; -- ;
; EDA_TEST_BENCH_ENABLE_STATUS ; TEST_BENCH_MODE ; -- ; -- ; eda_simulation ;
; EDA_TEST_BENCH_FILE ; testbench.sv ; -- ; -- ; testbench ;
; EDA_TEST_BENCH_MODULE_NAME ; testbench ; -- ; -- ; testbench ;
; EDA_TEST_BENCH_NAME ; testbench ; -- ; -- ; eda_simulation ;
; EDA_TEST_BENCH_RUN_SIM_FOR ; 10000 ns ; -- ; -- ; testbench ;
; EDA_TIME_SCALE ; 10 ps ; -- ; -- ; eda_simulation ;
; ENABLE_SIGNALTAP ; On ; -- ; -- ; -- ;
; FLOW_ENABLE_POWER_ANALYZER ; On ; Off ; -- ; -- ;
; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ;
; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ;
; MISC_FILE ; lab8_soc/synthesis/../lab8_soc.cmp ; -- ; -- ; -- ;
; MISC_FILE ; lab8_soc/synthesis/../../lab8_soc.qsys ; -- ; -- ; -- ;
; MISC_FILE ; vga_clk.ppf ; -- ; -- ; -- ;
; NUM_PARALLEL_PROCESSORS ; All ; -- ; -- ; -- ;
; PARTITION_COLOR ; -- (Not supported for targeted family) ; -- ; DE2_115_Default ; Top ;
; PARTITION_COLOR ; -- (Not supported for targeted family) ; -- ; -- ; Top ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; -- ; DE2_115_Default ; Top ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; -- ; -- ; Top ;
; PARTITION_NETLIST_TYPE ; -- (Not supported for targeted family) ; -- ; DE2_115_Default ; Top ;
; PARTITION_NETLIST_TYPE ; -- (Not supported for targeted family) ; -- ; -- ; Top ;
; POWER_BOARD_THERMAL_MODEL ; None (CONSERVATIVE) ; -- ; -- ; -- ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE ; 12.5 % ; 12.5% ; -- ; -- ;
; POWER_PRESET_COOLING_SOLUTION ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; -- ; -- ; -- ;
; SLD_FILE ; lab8_soc/synthesis/lab8_soc.regmap ; -- ; -- ; -- ;
; SLD_FILE ; lab8_soc/synthesis/lab8_soc.debuginfo ; -- ; -- ; -- ;
; SLD_INFO ; QSYS_NAME lab8_soc HAS_SOPCINFO 1 GENERATION_ID 1639575961 ; -- ; lab8_soc ; -- ;
; SOPCINFO_FILE ; lab8_soc/synthesis/../../lab8_soc.sopcinfo ; -- ; -- ; -- ;
; SYNTHESIS_ONLY_QIP ; On ; -- ; -- ; -- ;
; USE_SIGNALTAP_FILE ; stp1.stp ; -- ; -- ; -- ;
+--------------------------------------+------------------------------------------------------------+---------------+-----------------+----------------+
+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 01:36:22 ; 1.0 ; 5027 MB ; 00:04:19 ;
; Total ; 01:36:22 ; -- ; -- ; 00:04:19 ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
+------------------------------------------------------------------------------------+
; Flow OS Summary ;
+----------------------+------------------+------------+------------+----------------+
; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-ULAHNE5 ; Windows 10 ; 10.0 ; x86_64 ;
+----------------------+------------------+------------+------------+----------------+
------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8